

MegaWizard Plug-In Manager - FIR Compiler II

FIR Compiler II About Documentation

Parameter Settings

Filter Specification > Input/Output Options > Implementation Options

Filter Settings

Filter Type: Decimation

Interpolation Factor: 1

Decimation Factor: 3

L-th Band Filter: All taps

Number of Channels: 1

Coefficient Options

Coefficient Scaling: None

Coefficient Data Type: Signed Bl...

Coefficient Bit Width: 18

Coefficient Fractional Bit Width: 0

Frequency Response Display

Show Coefficient Bank: 0

Bank	Coeff No.	Original Value	Scaled Value	Fixed Point Value
0	30	0.0	0.0	0.0
0	31	0.0	0.0	0.0
0	32	0.0	0.0	0.0
0	33	0.0	0.0	0.0
0	34	0.0	0.0	0.0
0	35	0.0	0.0	0.0
0	36	0.0	0.0	0.0

Original Frequency Response (blue line)
Fixed Frequency Response (red line)

0dB


0 $\pi/4$ $\pi/2$ $3\pi/4$ π

File Path Browse Apply

Info: Resource usage: LUTS: 509 DSPs: 10 RAM Bits: 0
 Info: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 38, Bankcount 4, CoefBitWidth 18
 Debug: Timing: VAL:2/0.117s/0.120s ELA:2/0.116s/0.229s

Cancel < Back Next > Finish

MegaWizard Plug-In Manager - FIR Compiler II



FIR Compiler II

[About](#) [Documentation](#)

Parameter Settings

Filter Specification > **Input/Output Options** > Implementation Options

Input Options

Input Data Type: Signed Binary

Input Bit Width: 14

Input Fractional Bit Width: 0

Output Options

Output Full Bit Width: 38

Output Full Fractional Bit Width: 0

Output Data Type: Signed Binary

Output Bit Width: 38

Output Fractional Bit Width: 0

Output MSB Rounding: Truncation

MSB Bits to Remove: 0

Output LSB Rounding: Truncation

LSB Bits to Remove: 0

Info: Resource usage: LUTs: 509 DSPs: 10 RAM Bits: 0

Info: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 38, Bankcount 4, CoefBitWidth 18

Debug: Timing: VAL:2/0.117s/0.120s ELA:2/0.116s/0.229s

Cancel < Back Next > Finish

MegaWizard Plug-In Manager - FIR Compiler II

FIR Compiler II

About Documentation

Parameter Settings

Filter Specification > Input/Output Options > **Implementation Options**

Implementation Options

Frequency Specification

Clock Frequency (MHz): 122.88

Clock Slack: 0

Input Sample Rate (MSPS): 92.16

Speed Grade: Medium

Resource Optimization Settings

Device Family: Cyclone V

LEs / Small RAM Block Threshold: 20

Small / Medium RAM Block Threshold: 1280

Medium / Large RAM Block Threshold: 1000000

LEs / DSP Block Multiplier Threshold: -1

Symmetry Option

Symmetry Mode: Non Symmetry

Coefficients Reload Options

Coefficients Reload

Base Address: 0x0

Read/Write Mode: Read/Write

Flow Control

Back Pressure Support

Info: Resource usage: LUTs: 509 DSPs: 10 RAM Bits: 0
Info: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 38, Bankcount 4, CoefBitWidth 18
Debug: Timing: VAL:2/0.117s/0.120s ELA:2/0.116s/0.229s

Cancel < Back Next > Finish