

Code

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_signed.all;
4  use ieee.std_logic_arith.all;
5
6
7  entity counter is
8  port ( -- En           : in      std_logic;
9         data_in        : in      std_logic_vector(7 downto 0);
10        clk            : in      std_logic;
11        read_fifo      : in      std_logic;
12        wr_fifo        : in      std_logic;
13        data_out       : out     std_logic_vector(7 downto 0)
14      );
15  end entity;
16
17  architecture behavior of counter is
18  component fifo_1 is
19  port
20  (
21    clock      : IN STD_LOGIC ;
22    data       : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
23    rdreq      : IN STD_LOGIC ;
24    wrreq      : IN STD_LOGIC ;
25    q          : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
26  );
27  END component;
28
29  begin
30  U1 : fifo_1
31  port map(
32    data    => data_in,
33    clock   => clk,
34    rdreq   => read_fifo,
35    wrreq   => wr_fifo,
36    q       => data_out );
37
38  end architecture;
39
```

TESTBENCH

begin

UUT: counter

port map (

```
--En          =>          En_tb,
data_in       =>          data_in_tb,
clk           =>          clk_tb,
read_fifo    =>          read_fifo_tb,
wr_fifo       =>          wr_fifo_tb,
data_out     =>          data_out_tb );
```

process

begin

```
clk_tb <= '0';
wait for 10 ns;
clk_tb <= '1';
wait for 10 ns;
```

end process;

process

begin

```
wr_fifo_tb <= '0';
wait for 45 ns;
wr_fifo_tb <= '1';
wait for 50 ns;
wr_fifo_tb <= '0';
wait;
```

end process;

read_fifo : process

begin

```
read_fifo_tb <= '0';
wait for 150 ns;
read_fifo_tb <= '1';
wait for 50 ns;
wr_fifo_tb <= '0';
wait;
```

end process;

data_in : process

begin

```
data_in_tb <= "00000000";
```

```

wait for 30 ns;
data_in_tb <= "01010101";
wait for 50 ns;
data_in_tb <= "00000000";
wait;

```

```

end process;
end architecture;

```

Waveform

