

T-46-13-29 87C257 256K (32K x 8) CHMOS UV ERASABLE PROM

- **CHMOS/NMOS Microcontroller and Microprocessor Compatible**
 - -87C257-Integrated Address Latch
 - Universal 28 Pin Memory Site, 2-line Control
- Low Power Consumption
- **High Performance Speeds**
 - 170 ns Maximum Access Time

- **Noise Immunity Features**
 - ± 10% V_{CC} Tolerance
 - Maximum Latch-up Immunity Through EPI Processing
- New Quick-Pulse Programming™ **Algorithm**
 - 4 Second Programming
- 28-Pin Cerdip and 32-Lead PLCC **Packages**

(See Packaging Spec., Order #231369) .

Intel's 87C257 CHMOS EPROM is a 256K-bit 5V-only memory organized as 32,768 8-bit words. It employs advanced CHMOS*II-E circuitry for systems requiring low power, high speed performance, and noise immunity. The 87C257 is optimized for compatibility with multiplexed address/data bus microcontrollers such as Intel's 16 MHz 8051- and 8096- families.

The 87C257 incorporates latches on all address inputs to minimize chip count, reduce cost, and simplify design of multiplexed bus systems. The 87C257's internal address latch allows address and data pins to be tied directly to the processor's multiplexed address/data pins. Address information (inputs A₀-A₁₄) is latched early in the memory-fetch cycle by the falling edge of the ALE input. Subsequent address information is ignored while ALE remains low. The EPROM can then pass data (from pins O0-O7) on the same bus during the last part of the memory-fetch cycle.

The 87C257 is offered in ceramic DIP and Plastic Leaded Chip Carrier (PLCC) packages. The Cerdip package provides flexibility in prototyping and R&D environments while the PLCC version is used in surface mount and automated manufacturing. The 87C257 employs the Quick-Pulse Programming™ Algorithm for fast and reliable programming.

Intel's EPI processing achieves the highest degree of latch-up protection. Address and data pin latch-up prevention is provided for stresses up to 100 mA from -1V to $V_{CC} + 1V$.

*HMOS and CHMOS are patented processes of Intel Corporation.




Figure 1. Block Diagram

October 1989

4-99

Order Number: 290135-006

290135-1

50E D

T-46-13-29

290135-13

	in Names	87C64	87C	257.	87C64
A ₀ -A ₁₄	ADDRESSES	Vpp	ALE/Vpp 1	28 Vcc	Vcc
00-07	OUTPUTS	A ₁₂	A ₁₂	27 PA14	V _{CC} PGM
ŌĒ	OUTPUT ENABLE	A ₇ A ₈	^7 ∐3 Aa ∐4	26 A13 25 A	N.C
CE	CHIP ENABLE	A ₅	A ₆ 🖸 6	24 🗖 🗛	A ₈
ALE/V _{PP}	Address Latch Enable/V _{PP}	A ₄ A ₃	A4	23 A11 22 OE 21 A10	A ₁₁ OE
N.C.	NO CONNECT	A ₂ A ₁	A, 📑	20 CE	A ₁₀ ALE/CE
D.U.	Don't Use	A ₀	A ₀ 10	19 7	07
		O ₀ O ₁ O ₂ Gnd	01 12 02 13 GND 14	18 06 17 05 16 04 15 03	O ₆ O ₅ O ₄ O ₃

FIGURE 2. DIP Pin Configuration




Figure 3. PLCC Lead Configuration

NOTE: Intel "Universal Site"-Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent.



T-46-13-29

EXTENDED TEMPERATURE (EXPRESS) EPROMS

The Intel EXPRESS EPROM family receives additional processing to enhance product characteristics. EXPRESS processing is available for several EPROM densities allowing the appropriate memory size to match system applications. EXPRESS EPROMs are available with 168 ±8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process meets or exceeds most industry burn-in specifications. The standard EXPRESS EPROM operating temperature range is 0°C to +70°C. Extended operating temperature range (-40°C to +85°C) EXPRESS and automotive temperature range (-40°C to +125°C) products are also available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This allows reduction or elimination of incoming testing.

AUTOMOTIVE AND EXPRESS OPTIONS


Versions

Speed	Packaging Options					
Versions	Cerdip	PLCC				
-200V10	L	T				
-250V10	L	Т				

AUTOMOTIVE AND EXPRESS EPROM PRODUCT FAMILY

PRODUCT DEFINITIONS

Туре	Operating Temperature (°C)	Burn-in 125°C (hr)
T	-40°C to +85°C	NONE
L	-40°C to +85°C	168 ±8



Burn-In Bias and Timing Diagrams

PRELIMINARY T-46-13-29

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature During
Read0°C to + 70°C(2)
Temperature Under Bias 10°C to +80°C(2)
Storage Temperature65°C to +150°C
Voltage on any Pin with
Respect to Ground2V to +7V(1)
Voltage on A ₉ with
Respect to Ground $-2V$ to $+13.5V(1)$
V _{PP} Supply Voltage with Respect to Ground
During Programming $-2V$ to $+14.0V(1)$
V _{CC} Supply Voltage with
Respect to Ground2V to +7.0V(1)

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

READ OPERATION

D.C. CHARACTERISTICS TTL and NMOS inputs

Symbol	Parameter		Notes	Min	Typ(3)	Max	Units	Test Condition
lLt	Input Load Current				0.01	1.0	μΑ	V _{IN} = 0V to 5.5V
lLO	Output Leakage Current					±10	μΑ	V _{OUT} = 0V to 5.5V
Isa	V _{CC} Current Standby	Switching				10	mA.	CE = ALE = VIH
	with Inputs-	Stable			I	1.0	mA	CE = VIH, ALE = VIL
lcc ₁	V _{CC} Current Active		5			30	mA	CE = V _{IL} , ALE = V _{IH} f = 5 MHz, I _{OUT} = 0 mA
VIL	Input Low Voltage (±10	% Supply)	1	-0.5		0.8	٧	
V _{IH}	Input High Voltage (±10	% Supply)		2.0		V _{CC} + 0.5	٧	
VOL	Output Low Voltage					0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage			2.4			٧	l _{OH} = -400 μA
los	Output Short Circuit Cur	rent	6			100	mA	

D.C. CHARACTERISTICS CMOS inputs

<u> </u>	HANAC I ENISTI	CO CIVICO	iipuis					
Symbol	Parameter		Notes	Min	Typ(3)	Max	Units	Test Condition
լլ	Input Load Current				0.01	1.0	μА	V _{IN} = 0V to 5.5V
ILO	Output Leakage Curren	t				±10	μΑ	V _{OUT} = 0V to 5.5V
Isa	V _{CC} Current Standby	Switching	4			6	mA	CE = ALE = VCC
	with Inputs—	Stable				100	μΑ	CE = VCC, ALE = GND
I _{CC1}	V _{CC} Current Active		5			15	mA	CE = V _{IL} , ALE = V _{IH} f = 5 MHz, I _{OUT} = 0 mA
VIL	Input Low Voltage (±10)% Supply)		-0.2		0.8	٧	
V _{iH}	Input High Voltage (±1	0% Supply)		0.7 V _{CC}		V _{CC} + 0.2	٧	
VOL	Output Low Voltage					0.4	٧	I _{OL} = 2.1 mA
VoH	Output High Voltage			V _{CC} - 0.8			٧	I _{OH} = -2.5 mA
los	Output Short Circuit Cu	rrent	6			100	mΑ	

- NOTES:

 1. Minimum D.C. input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is $V_{CC} + 0.5$ V which may overshoot to $V_{CC} + 2$ V for periods less than 20 ns.

 2. Operating temperature is for commercial product defined by this specification. Extended temperature options are available in EXPRESS and Automotive versions.

 3. Typical limits are at $V_{CC} = 5$ V, $V_{CC} = 5$ V, $V_{CC} = 5$ V. The second substance of the second substance

tested.



50E D

T-46-13-29

PRELIMINARY

READ OPERATION

A.C. CHARACTERISTICS(1) $0^{\circ}C \le T_A \le +70^{\circ}C$

Versions ⁽³⁾		V _{CC} ± 10%	87C257-170V10		87C257-200V10 N87C257-200V10		87C257-250V10 N87C257-250V10		Units
Symbol	Characteris	tic	Min	Max	Min	Max	Min	Max	
t _{ACC}	Address to Output Delay			170		200		250	ns
t _{CE}	CE to Output Delay			170		200		250	ns
t _{OE}	OE to Output Delay			58		75		100	ns
t _{DF} (2)	OE High to Output High	Z		35		40		55	ns
tOH(2)	Output Hold from Addres		0		0	-	0		ns
t _{LL}	Latch Deselect Width		35		50		60		ns
t _{AL} (2)	Address to Latch Set-Up		7		15		25		ns
t _{LA}	Address Hold from LATO	Ж	23		30		40		ns
tLOE	ALE to Output Enable		23		30		40		ns


NOTES:

- 1. See A.C. Testing Input/Output Waveforms for timing measurements.
- Guaranteed and sampled.
 Model Number Prefixes: No Prefix = CERDIP.

A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) 10 ns

A.C. WAVEFORMS



NOTES:

- This parameter is only sampled and is not 100% tested.
 OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.

PRELIMINARY

T-46-13-29


CAPACITANCE(1) TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Max	Units	Conditions
CIN	Address/Control Capacitance	6	рF	V _{IN} = 0V
COUT	Output Capacitance	12	рF	V _{OUT} = 0V

NOTE:


1. Sampled. Not 100% tested.

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. testing inputs are driven at V_{OH} for a Logic "1" and V_{OL} for a Logic "0". Timing measurements are made at V_{IH}* for a Logic "1" and V_{IL}* for a Logic "0".

A.C. TESTING LOAD CIRCUIT



* NOTE:

 $87C257-170V10\ V_{IH}=2.0V,\ V_{IL}=0.8V.$

DEVICE OPERATION

Table 1 lists 87C257 operating modes. Read mode requires a single 5V power supply. All input levels are TTL or CMOS except A9 in inteligent Identifier mode and Vpp.

Table 1. Mode Selection

Pins	CE	ŌĒ			ALE/		
Mode		05	A9	A ₀	V _{PP}	V _{CC}	Outputs
Read	V _{IL}	VIL	χ(1)	Х	Х	5.0V	D _{OUT}
Output Disable	V _{IL}	VIH	Х	Х	Х	5.0V	High Z
Standby	VIH	X	Х	Х	Х	5.0V	High Z
Programming	VIL	V _{IH}	Х	Х	(Note 4)	(Note 4)	D _{IN}
Program Verify	V _{IH}	V _{IL}	Х	Х	(Note 4)	(Note 4)	D _{OUT}
Optional Program Verify	V _{IL}	VIL	X	Х	V _{CC} (Note 4)	(Note 4)	D _{OUT}
Program Inhibit	V _{iH}	VIH	Х	Х	(Note 4)	(Note 4)	High Z
int _e ligent Identifier ⁽³⁾ -Manufacturer	V _{IL}	V _{IL}	V _H (2)	V _{IL}	Х	V _{CC}	89 H
inteligent Identifier(3) -87C257	V _{IL}	V _{IL}	V _H (2)	V _{IH}	Х	V _{CC}	24 H

NOTES:

^{1.} X can be V_{IL} or V_{IH}. 2. V_H = 12.0V ±0.5V. 3. A₁-A₈, A₁₀₋₁₂ = V_{IL}, A₁₃₋₁₄ = X. 4. See Table 2 for V_{CC} and V_{PP} programming voltages.

T-46-13-29

87C257

Read Mode

The 87C257 has two control functions; both must be logically active to obtain data at the outputs. Chip Enable (CE) is the power control and the device-select. Output enable (OE) gates data to the output pins by controlling the output buffer. When the address is stable (ALE = $V_{|H}$) or latched (ALE = $V_{|L}$), the address access time (t_{ACC}) equals the delay from CE to output (t_{CE}). Outputs display valid data t_{OE} after the falling edge of OE, assuming t_{ACC} and tCE times are met.

The 87C257 reduces the hardware interface in multiplexed address-data bus systems. Figure 4 shows a low power, small board space, minimal chip 87C257/microcontroller design. The processor's multiplexed bus (AD₀₋₇) is tied to the 87C257's address and data pins. No separate address latch is needed because the 87C257 latches all address inputs when ALE is low.

The ALE input controls the 87C257's internal address latch. As ALE transitions from VIH to VIL, the last address present at the address pins is retained. The OE control can then enable EPROM data onto the bus.




Figure 4. 80C31 with 87C257 **System Configuration**

Standby Mode

The standby mode substantially reduces V_{CC} current. When $\overline{CE} = V_{IH}$, the standby mode places the outputs in a high impedance state, independent of the OE input.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two contol inputs to accommodate multiple memory connections. Two-line control provides for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address decoder should enable CE while OE should be connected to all memory-array devices and the system's READ control line. This assures that only selected memory devices have active outputs while deselected memory devices are in low-power standby mode.

SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in three supply current (ICC) issues-standby current levels, active current levels, and transient current peaks produced by falling and rising edges of Chip Enable. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-Line Control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed between V_{CC} and GND at the array's power supply connection. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

PROGRAMMING MODES

Caution: Exceeding 14V on V_{PP} will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word intel

87C257

PRELIMINARY

T-46-13-29

can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

The programming mode is entered when V_{PP} is raised to its programming voltage (see Table 2). Data is programmed by applying an 8-bit word to the output pins (O_{0-7}) . Pulsing \overline{CE} to TTL-low while $\overline{OE} = V_{IH}$ will program data. TTL levels are required for address and data inputs.

Program Inhibit

The Program Inhibit mode allows parallel programming of multiple EPROMs with different data. With Vpp at its programming voltage, a CE-low pulse programs the desired EPROM. CE-high inputs inhibit programming of non-targeted devices. Except for CE and OE, parallel EPROMs may have common inputs.

Program Verify

With V_{PP} and V_{CC} at their programming voltages, a verify (read) determines that bits are correctly programmed. The verify is performed with $\overline{CE} = V_{IH}$ and $\overline{OE} = V_{IL}$. Valid data is available t_{OE} after \overline{OE} falls low.

Optional Program Verify

The optional verify allows parallel programming and verification when several devices share a common bus. It is performed with $\overline{CE} = \overline{OE} = V_{|L}$ and $V_{PP} = V_{CC} = 6.25V$. The normal read mode is then used for program verify. Outputs will tri-state depending on \overline{OE} and \overline{CE} .

inteligent Identifier™ Mode

The intelligent identifier Mode will determine an EPROM's manufacturer and device type. Programming equipment can automatically match a device with its proper programming algorithm.

This mode is activated when programming equipment forces 12V ± 0.5 V on the EPROM's A_9 address line. With A_1-A_8 , $A_{10}-A_{12}=V_{IL}$ (A_{13-14} are don't care), address line $A_0=V_{IL}$ will present the manufacturer's code and $A_0=V_{IH}$ the device code (see Table 1). When $A_9=V_{H}$, ALE need not be toggled to latch each identifier address. This mode functions in the 25°C $\pm 5^{\circ}$ C ambient temperature range required during programming.

ERASURE CHARACTERISTICS (FOR CERDIP EPROMS)

Exposure to light of wavelength shorter than 4000 Angstroms (Å) begins EPROM erasure. Sunlight and some fluorescent lamps have wavelengths in the 3000–4000Å range. Constant exposure to room-level fluorescent light can erase an EPROM in about 3 years (about 1 week for direct sunlight). Opaque labels over the window will prevent unintentional erasure under these lighting conditions.

The recommended erasure procedure is exposure to 2537Å ultraviolet light. The minimum integrated dose (intensity x exposure time) is 15 Wsec/cm². Erasure time using a 12000 $\mu\text{W/cm}^2$ ultraviolet lamp is approximately 15 to 20 minutes. The EPROM should be placed about 1 inch from the lamp. The maximum integrated dose is 7258 Wsec/cm² (1 week @ 12000 $\mu\text{W/cm}^2$). High intensity UV light exposure for longer periods can cause permanent damage.

T-46-13-29

PRELIMINARY




Figure 5. Quick-Pulse Programming™ Algorithm

CHMOS NOISE CHARACTERISTICS

System reliability is enhanced by Intel's CHMOS EPI-process techniques. Protection on each data and address pin prevents latch-up; even with 100 mA currents and voltages from -1V to $V_{CC} + 1V$. Additionally, the VPP pin is designed to resist latchup to the 14V maximum device limit.

Quick-Pulse Programming™ Algorithm

The Quick-Pulse Programming algorithm programs Intel's 87C257 EPROM. Developed to substantially reduce production programming throughput time, this algorithm can program a 87C257 in under four seconds. Actual programming time depends on the PROM programmer used.

The Quick-Pulse Programming algorithm uses a 100 microsecond initial-pulse followed by a byte verification to determine when the addressed byte is correctly programmed. The algorithm terminates if 25 100 µs pulses fail to program a byte. Figure 5 shows the Quick-Pulse Programming algorithm flowchart.

The entire program-pulse/byte-verify sequence is performed with $V_{CC} = 6.25V$ and $V_{PP} = 12.75V$. When programming is complete, all bytes should be compared to the original data with $V_{CC} = 5.0V$.

Alternate Programming

Intel's 27C256 and 27256 Quick-Pulse Programming algorithms will also program the 87C257. By overriding a check for the inteligent Identifier, older or nonupgraded PROM programmers can program the 87C257. See Intel's 27C256 and 27256 data sheets for programming waveforms of these alternate algorithms.

T-46-13-29

D.C. PROGRAMMING CHARACTERISTICS TA = 25°C ±5°C

Table 2

Symbol	Parameter		Limite	Test Conditions	
Cyntaer	- arameter	Min	Max	Unit	1991 Conditions
l <u>L</u> լ	Input Current (All Inputs)		1.0	μΑ	VIN = VIL or VIH
V _{IL}	Input Low Level (All Inputs)	-0.2	0.8	V	
V _{IH}	Input High Level	2.0	V _{CC} + 0.5	٧	
VOL	Output Low Voltage During Verify		0.4	٧	I _{OL} = 2.1 mA
VoH	Output High Voltage During Verify	V _{CC} - 0.8		٧	$I_{OH} = -400 \mu\text{A}$
I _{CC2} (3)	V _{CC} Supply Current		30	mA	
I _{PP2} (3)	V _{PP} Supply Current (Program)		50	mA	CE = VIL
V _{ID}	A ₉ inteligent Identifier Voltage	11.5	12.5	٧	
V _{PP} (1)	Programming Voltage	12.5	13.0	٧	
V _{CC} (1)	Supply Voltage During Programming	6.0	6.5	V	

A.C. PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$; see Table 2 for V_{CC} and V_{PP} voltages.

Symbol	Parameter		Conditions			
- Oylindor	t diameter	Min	Тур	Max	Unit	Oonanons
tas	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	
tos	Data Setup Time	2			μs	
^t AH	Address Hold Time	0			μs	· ·
toH	Data Hold Time	2			μs	
t _{DFP} (2)	OE High to Output Float Delay	0		130	ns	
t _{VPS} (1)	V _{PP} Setup Time	2			μs	-
t _{VCS} (1)	V _{CC} Setup Time	2			μs	
tpW	CE Program Pulse Width	95	100	105	μs	
toE	Data Valid from OE			150	ns	

NOTES:

^{1.} V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.


2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

3. The maximum current value is with outputs 0₀ to 0₇ unloaded.

30E D

T-46-13-29

PROGRAMMING WAVEFORMS



NOTES

The input timing reference level is $V_{\rm IL} = 0.8V$ and $V_{\rm IH} = 2V$.

2. toe and top-p are device characteristics but must be accommodated by the programmer.

3. To prevent device damage during programming, a 0.1 μ F capacitor is required between $V_{\rm PP}$ and ground to suppress spurious voltage transients.

4. During programming, the address latch function is bypassed whenever $V_{\rm PP} = 12.75V$ or $A_{\rm S} = V_{\rm H}$. When $V_{\rm PP}$ and $A_{\rm S}$ are at TTL levels, the address latch function is

enabled, and the device functions in read mode. 5. Vpp can be 12.75V during Blank Check and Final Verify; if so, CE must be V_{IH}.

INTEL CORP (MEMORY/LOGIC)

50E D

4826176 0066792 1 📟

intel

87C257

PRELIMINARY

T-46-13-29

REVISION HISTORY

Number	Description
06	Revised Express options. Deleted all 5% V _{CC} devices A. C. Testing Input/Output Waveform—added V _{IH} /V _{IL} note