

ADCSPIMaster \*      Block Parameters: Quartus II Pinout Assignments

File Edit View Simulation Format Tools

Quartus II Pinout Assignments AlteraBlockset (mask) (link)

Quartus II Pinout Assignment

Set pinout assignment for the IO of the top level. The Quartus II Pinout Assignment block must be used only at the top level of the model like the Signal Compiler block

- o The pin name must be the exact instance name of the Input or Output block from the IO & Bus DSP Builder Simulink library folder
- o For busses use a comma to separate the bit pin assignment location from LSB to MSB  
ie : Pin name : abc  
Pin location : Pin\_AA, Pin\_AB, Pin\_AC  
will assign abc[0] to Pin\_AA, abc[1] to Pin\_AB, abc[2] to Pin\_AC,
- o To set the pin assignment of the implicit hardware system clock use 'clock' for the pin name  
ie : Pin name : clock  
Pin location : Pin\_AM17
- o To set the pin assignment of the implicit hardware global reset, use 'sclr' for the pin name  
ie : Pin name : sclr  
Pin location : Pin\_B4

Parameters

Pin Name  
data

Pin Location  
Pin\_AA12

OK Cancel Help Apply