

**Optional Ports/Controls**

- Create 'rx\_signaledetected' port to indicate data input signal detection
- Enable Tx Phase Comp FIFO in register mode
- Create 'debug\_rx\_phase\_comp\_fifo\_error' output port
- Create 'debug\_tx\_phase\_comp\_fifo\_error' output port
- Create 'rx\_coredetect' port to connect to the read clock of the Rx phase comp FIFO
- Create 'tx\_coredetect' port to connect to the read clock of the Tx phase comp FIFO

Note: To use the 'rx\_coredetect' port or 'tx\_coredetect' port, the Stratix II GX 0 PPM clock group and group driver settings must be set in the Quartus Assignment Editor

Create 'rateswitch' port to divide down the data rate

**Calibration Block Settings**

Use calibration block

Note: All calibration circuitries on a chip should be driven by the same clock and all the channels using internal termination will be driven by the calibration block

Create active low 'cal\_blk\_powerdown' port to powerdown the calibration block

**sata\_transceiver**

```

rx_datain[0]
rx_datain[15..0]
pll_inclk
tx_clenable[1..0]
rx_digrateless[0]
rx_analogreset[0]
rx_digrate[0]
rx_lockrefclk[0]
rx_lockdodata[0]
cal_blk_clk
rx_enapatternin[0]
tx_invpolarity[0]

```

Protocol: Basic None  
Operation mode: Receiver and Transmitter  
Effective data rate: 3000 Mbps  
Inclk frequency: 100 MHz  
PLL bandwidth mode: Auto  
Rx PLL bandwidth mode: High  
Tx PLL bandwidth mode: High  
Force RX signal detection  
RX Vm: 0.65  
TX Vm: 0.65  
Preamphasic Pre-tap Setting: 0  
Preamphasic First Post-tap Setting: 0  
Preamphasic Second Post-tap Setting: 0  
Set word alignment: 0  
Word alignment: manual word alignment  
Word alignment width: 20  
Word alignment offset: AA47C  
8b10b mode: cascaded

**Able to implement the requested GX8**

**Receiver Analog Settings**

Enable static equalizer control  
Note: Static equalization cannot be used with adaptive equalization

0 Low      Medium      High

What is the DC gain?

What is the receiver common mode voltage(Rx Vm)?

Force signal detection  
What is the signal detect and signal loss threshold?

Use external receiver termination  
What is the receiver termination resistance?  Ohms

Enable Spread Spectrum feature

MegaWizard Plug-In Manager [page 10 of 25] About Documentation

**ALTGX**

[1] Parameter Settings [2] Reconfiguration Settings [3] Protocol Settings [4] EDA [5] Summary

**sata\_transceiver**

rx\_datain[0]  
rx\_datain[15..0]  
pll\_inclk  
tx\_createnable[1..0]  
rx\_digitalreset[0]  
rx\_analogreset[0]  
rx\_digitalreset[0]  
rx\_inpolarity[0]  
tx\_lockfrcfcl[0]  
rx\_locktodata[0]  
cal\_blk\_clk  
rx\_enpatternalign[0]  
tx\_inpolarity[0]

rx\_dataout[15..0]  
tx\_dataout[0]  
pll\_locked[0]  
rx\_pll\_locked[0]  
rx\_freglocked[0]  
rx\_clkout[0]  
tx\_clkout[0]  
rx\_patterndetect[1..0]  
rx\_crddetect[1..0]  
rx\_errdetect[1..0]  
rx\_disper[1..0]

**Protocol: Basic\_None**  
Operational mode: Receiver and Transmitter  
Effective data rate: 3000 Mbps  
Inclk frequency: 100 MHz  
Data width: 16 bits  
Bandwidth mode: Auto  
RX PLL bandwidth mode: Auto  
RX PLL bandwidth mode: High  
PLL lock time: 1000 ns  
Force RX signal detection  
VCO\_HTT: 0.62  
TDD: 0.62  
Preamphasic Pre-tap Setting: 0  
Preamphasic First Post-tap Setting: 0  
Preamphasic Second Post-tap Setting: 0  
Send Test mode: none  
Word alignment: natural word alignment  
Word alignment width: 20  
Word alignment offset: A407C  
8b10b mode: cascaded

**Able to implement the requested GXB**

**Dynamic Reconfiguration Settings**

What do you want to be able to dynamically reconfigure in the transceiver?

Note: A transceiver reconfig megafunction must be instantiated and connected to the created ports

Analog controls(VOD, Pre-emphasis, and Manual Equalization)

Enable adaptive equalizer control

Channel interface

Channel internals

Enable Channel and Transmitter PLL Reconfiguration

Use alternate reference clock

What is the protocol to be reconfigured to? Sonet/SDH

What is the subprotocol to be reconfigured to? None

What would you like to base the setting on? Data Rate

What is the data rate? 2000 Mbps

What is the input clock frequency? 100 MHz



What is the logical reference clock index? 1

What is the alternate Tx PLL bandwidth mode? High

What is the starting channel number? 0

When multiple instances of the transceiver is controlled by a single reconfig controller, each instance of the megafunction must have a set of consecutive channel numbers beginning with a unique number that is a multiple of four. The reconfig channel number should match the transceiver channel being reconfigured.

Cancel < Back Next > Finish



MegaWizard Plug-In Manager [page 23 of 25]

**ALTGX**

Parameter Settings   Reconfiguration Settings   **Protocol Settings**   EDA   Summary

Basic/8810B > Word Aligner > Rate match/Byte order >

**sata\_transceiver**

**rx\_datain[0]**, **tx\_dataout[15..0]**, **pll\_inclk**, **tx\_ctlenable[1..0]**, **rx\_digitalreset[0]**, **rx\_analogreset[0]**, **tx\_digitalreset[0]**, **rx\_lockrefclk[0]**, **rx\_locktodata[0]**, **cal\_bk\_clk**, **rx\_enpasseralign[0]**, **tx\_invpolarity[0]**

**rx\_dataout[15..0]**, **tx\_dataout[0]**, **pll\_locked[0]**, **rx\_pll\_locked[0]**, **rx\_frllocked[0]**, **tx\_clkout[0]**, **rx\_clkout[0]**, **rx\_patterndetect[1..0]**, **rx\_chrlselect[1..0]**, **rx\_errdetect[1..0]**, **rx\_disper[1..0]**

**Protocol:** Basic None  
**Operation mode:** Receiver and Transmitter  
**PLL:** Internal PLLs  
**Incl. Frequency:** 160.00 MHz  
**DIB Transmitter PLL bandwidth mode:** Auto  
**PZ PLL bandwidth mode:** High  
**RX Vrm:** 0.82  
**Clock detection:** CCHTC 1.9  
**TX Vrm:** 0.65  
**Preamble:** Pre-tap Setting: 0  
**Preamphasis First Post-tap Setting:** 0  
**Preamphasis Second Post-tap Setting:** 0  
**Self test mode:** none  
**Word alignment:** manual word alignment  
**Word alignment pattern:** A07C  
**Word alignment pattern:** AA07C  
**8b10b mode:** cascaded

**Able to implement the requested GXB**

**Rate Match FIFO**

Enable rate match FIFO  
 Create 'rx\_rmfifofull' to indicate when the rate match FIFO is full  
 Create 'rx\_rmfifoempty' to indicate when the rate match FIFO is empty  
 Create 'rx\_rmfifodatainserted' to indicate when data is inserted into the rate match FIFO  
 Create 'rx\_rmfifodatadeleted' to indicate when data is deleted from the rate match FIFO  
 Enable insertion or deletion of consecutive characters or ordered sets

(skip pattern) (Control pattern)

What is the 20-bit rate match pattern1?  
 1101000011

What is the 20-bit rate match pattern2?  
 0101111100

**Byte Ordering Block**

Enable byte ordering block  
 The syncstatus signal from the word aligner  
 The enabyteord signal from the PLD  
 Use a two word byte ordering pattern

What is the byte ordering pattern?  
 111111011

What is the byte ordering pad pattern?

Cancel < Back Next > Finish