

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> dut <input type="checkbox"/> p0_reset_status_n <input type="checkbox"/> p0_pk_warm_st_rdy <input type="checkbox"/> p0_link_req_rst_n <input type="checkbox"/> p0_hip_reconfig_clk <input type="checkbox"/> p0_hip_reconfig <input type="checkbox"/> hip_serial <input type="checkbox"/> coreclkout_hip <input type="checkbox"/> refclk0 <input type="checkbox"/> refclk1 <input type="checkbox"/> pin_perst <input type="checkbox"/> ninit_done <input type="checkbox"/> dummy_user_avmm_rst <input type="checkbox"/> p0_spp_clk <input type="checkbox"/> p0_wrdrn_conduit <input type="checkbox"/> p0_wrdrn_master <input type="checkbox"/> p0_wrdrn_desc <input type="checkbox"/> p0_wrdrn_prio <input type="checkbox"/> p0_wrdrn_tx <input type="checkbox"/> p0_rdrn_conduit <input type="checkbox"/> p0_rdrn_master <input type="checkbox"/> p0_rdrn_desc <input type="checkbox"/> p0_rdrn_prio <input type="checkbox"/> p0_rdrn_tx <input type="checkbox"/> p0_bam_conduit <input type="checkbox"/> p0_bam_master <input type="checkbox"/> p0_bas_master_ana <input type="checkbox"/> p0_pk_warm_st_rdy_wirelevel	Intel P-Tile Avalon-MM for PCI Express Reset Output Conduit Conduit Clock Input Avalon Memory Mapped Slave Conduit Clock Output Clock Input Clock Input Conduit Conduit Reset Input Clock Output Conduit Avalon Memory Mapped Master Avalon Streaming Sink Avalon Streaming Sink Avalon Streaming Source Conduit Avalon Memory Mapped Master Avalon Streaming Sink Avalon Streaming Sink Avalon Streaming Sink Avalon Streaming Source Conduit Avalon Memory Mapped Master Conduit Wise-Level Endpoint	Double-click to export Double-click to export Double-click to export p0_hip_reconfig_clk p0_hip_reconfig hip_serial Double-click to export Double-click to export refclk1 pin_perst Double-click to export dummy_user_avmm_rst Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export	dut_coreclk... dut_coreclk... exported dut_coreclk... exported [refclk0] dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap... dut_p0_ap...					
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> refclk0_bridge <input type="checkbox"/> in_clk <input type="checkbox"/> out_clk	Clock Bridge Intel FPGA IP Clock Input Clock Output	refclk0 Double-click to export	exported refclk0_bri...					
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> resetIP <input type="checkbox"/> ninit_done	Reset Release Intel FPGA IP Conduit	Double-click to export						
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> MEM0 <input type="checkbox"/> s1 <input type="checkbox"/> s2 <input type="checkbox"/> clk1 <input type="checkbox"/> reset1	On-Chip Memory (RAM or ROM) Intel FPGA... Avalon Memory Mapped Slave Avalon Memory Mapped Slave Clock Input Reset Input	Double-click to export Double-click to export Double-click to export Double-click to export	[clk1] [clk1] dut_p0_ap... [clk1]	# 0x0001_0000 #	0x0001_7fff			
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> BAR_INTERPRETER <input type="checkbox"/> clk <input type="checkbox"/> reset <input type="checkbox"/> bri_slave <input type="checkbox"/> bri_master <input type="checkbox"/> bri_conduit	PCIe 512bit Bar Interpreter Clock Input Reset Input Avalon Memory Mapped Slave Avalon Memory Mapped Master Conduit	Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export	dut_p0_ap... [clk] # 0x0 [clk]	0x0 0xffff				
<input type="checkbox"/>		<input type="checkbox"/> DMA_CONTROLLER <input type="checkbox"/> ck <input type="checkbox"/> reset <input type="checkbox"/> dma_slave <input type="checkbox"/> wrdrn_conduit <input type="checkbox"/> wrdrn_desc <input type="checkbox"/> wrdrn_prio <input type="checkbox"/> wrdrn_tx <input type="checkbox"/> rdrn_conduit <input type="checkbox"/> rdrn_desc <input type="checkbox"/> rdrn_prio <input type="checkbox"/> rdrn_tx	PCIe 512bit DMA Controller Clock Input Reset Input Avalon Memory Mapped Slave Conduit Avalon Streaming Source Avalon Streaming Source Avalon Streaming Sink Conduit Avalon Streaming Source Avalon Streaming Source Avalon Streaming Sink	Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export	unconnecte... [clk] [clk] [clk] [clk] [clk] [clk] [clk]					
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> onchip_memory2_0 <input type="checkbox"/> clk1 <input type="checkbox"/> s1 <input type="checkbox"/> reset1	On-Chip Memory (RAM or ROM) Intel FPGA... Avalon Memory Mapped Slave Reset Input	Double-click to export Double-click to export Double-click to export	dut_p0_ap... [clk1] [clk1]	# 0x0000_8000	0x0000_ffff			
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> onchip_memory2_1 <input type="checkbox"/> clk1 <input type="checkbox"/> s1 <input type="checkbox"/> reset1	On-Chip Memory (RAM or ROM) Intel FPGA... Clock Input Avalon Memory Mapped Slave Reset Input	Double-click to export Double-click to export Double-click to export	dut_p0_ap... [clk1] [clk1]	# 0x0000_0000	0x0000_7fff			