

# Arria 10 SoC FPGA Development Kit Board

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Rev. History	44	Reset Circuit
2	Blank Page	45	I2C_MUX
3	Blank Page 1	46	PDN Diagram
4	Block Diagram	47	Power Sequence
5	Clock Block Diagram	48	BLANK
6	I2C BUS Block Diagram	49	MAINSwitch_12V_DC_12V
7	Arria10 XCVR_1C_1D	50	12Vto5V
8	Arria10XCVR1E_1F_1G	51	M12Vto3V3
9	Arria10XCVR1H_1I_1J	52	Blankpage
10	PCIe x8 Connector	53	3V3to2V5
11	10/100/1000 SGMII PHYA	54	3V3to1V8
12	10/100/1000 SGMII PHYB	55	A10switch_12V_3V3
13	SFP+ Port A	56	12Vto0V9
14	SFP+ Port B	57	Blankpage
15	DisplayPort (x4)	58	3V3to0V9
16	SD Transmit/Receive	59	3V3toHPS0V95
17	FMC Port A Con	60	3.3Vto1V0
18	FMC Port B Con	61	BLANK
19	Arria102K_2J_HPS_DDR3_DDR4	62	3V3toHILOHPSVDD
20	Arria102L_HPS_SHAREDDIO	63	3V3toHILOVDD
21	Arria10_DedicatedIO_CONF	64	3V3toHILOVDDQ
22	10/100/1000 RGMII PHY	65	FMCSwitch_3V3
23	BOOTFLASH_TRACEDebug	66	3V3toFMCAVADJ
24	HPS HILO 40-bit	67	3V3toFMCBVADJ
25	USB Ports	68	2V5_1V8Switch
26	HPS UART PORT	69	3V3IOSwitch
27	Arria102A_2I_1V8IO	70	3V3_1V8Discharge Load
28	Arria103H_3G_FMCA_V57.1A	71	Currentmeasurement
29	Arria103F_3E_FMCA_V57.1B	72	DC3V3currentsensors
30	Arria103A_FMCB_IO	73	Power DAC_ADCcontroller
31	Arria103C_3D_HILO_IOA	74	Arria10_Power
32	Arria103B_HILO_IOB	75	Arria10_GROUND
33	DB9RS232	76	Core Power Decoupling
34	HILO 72-bit	77	IO Power Decoupling
35	5M2210 System Controller	78	Blank Page 1
36	MAXV_FPGA_IO	79	
37	USB Blaster II -1	80	
38	USB Blaster II -2	81	
39	PLL	82	
40	PLL (2)	83	
41	Clock Cleaner	84	
42	User IO	85	
43	Clock RES MUX	86	

REV	DATE	PAGES	DESCRIPTION
A1		All	INITIAL REVISION A RELEASE
A1.1		22	Change RGMII reference clock source, pull up to 1v8
		40	DP clock netname is changed
		42	LED resistors are changed to 100ohm
		6,52,57	Change ED8101 I2C address to 0X0E and 0X10
		55,68,69	Change DMP3098L to DMG2305UX,
		28	Change netnames
		45	Change Header to 0.1inch header
		55	Add logic to turn off A10 power when MAXV need be reprogrammed.
		55,68	Change PMOS to NMOS for reducing ON resistance
		56	ADD two LDOs for U31
		51	ADD Linear LDOs for U24
		19	HPS DM alert bit positions are modified based on Quartus report
		38	Move Mictor trace JTAG into 1.8 Bank of Max2
		36	Connect 3V3 to BANK4
		05	Update Clock diagram
A2		21	Add 1K PULL UP resistors for MSEL[0..2], HPS,NPOR, HPSNRST ( only in SCH)
		25	Change R98 and R99 to 1K ohm
		22	Change R367 and R378 to 4.7K ohm
		74	Change R646 pull up voltage to I01V8, Change R674 to 100K ohm
		51	Need Install U74,Install D44, R156, DNI R157 Based on FB 282099
		45	Change LCD address to 0x28
		56	Install D43
		60	Update the sense RC netowrk values based on FB 261730, add +-15% voltage adjustable range
		59	Update the sense RC netowrk values based on FB 261730
		66	Update the sense RC netowrk values based on FB 261730
		64	Update the sense RC netowrk values based on FB 261730
		63	Update the sense RC netowrk values based on FB 261730
		62	Update the sense RC netowrk values based on FB 261730
		54	Update the sense RC netowrk values based on FB 261730
		57	Change remote senseing point to FPGA pins
		60	Change R495 value from 240K to 226K for generating 1.03V output
		57	Change ED8101P01QI to ED8101P04QI for 0.95V output
		52	Change ED8101P02QI to ED8101P05QI for 0.95V output
		51,52,56,57	Change R5258, R5243, R5045 & R5055 from 2K to 1.5K based on FB302118
		22	Change Linear LDO from LTC3026 to LTC3026-1
B		11,12,20,36	MDIOMDIOF EMAC1 and EMAC2 are mapped to IO PINS of MAXV_IO CPLD
		20,36	MOVE HPS_LED2,3, HPS_PB3 and HPS_DIP3 to Share IO port
		23,35	Move dedicate UART port to system MAXV
		51	USE LTM4676A to generate 3.3V power
		56	USE LTM4677 to generate 0.9V power
		45	Change J28 to the Linear Header
		58	Change R655 to 1M ohm 1% resistor for 0.9V output
		16	R230, R237= DNI, R229, R236 =10K to enable hardware mode
		16	Uninstall R253,R238 and install R233 and R232
		11,12, 22	Change pull up resistor R312,R306,R68,R62 to 1K
C			Change U23 to Production Silicon
		68	Change R5510, R454 to 10K ohm
		69	Change R393 to 49.9K ohm



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	1 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 2 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet	3 of 78

# Arria 10 Dev Kit Block Diagram




V57.1 Two FMC Slots



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	4 of 78



# Arria 10 Dev Kit Clock Connection



Altera Corporation, 101 Innovation Dr., San Jose, CA 95134			
Title: <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size: B	Document Number: 150-0321308	(6XX-44382R)	Rev: C
Date: Thursday, March 31, 2016	Sheet: 5	of: 78	



# FMCB (PCIE END-POINT) XCVRs & 2 x SFP + XCVRs






Application	Channel (Bank, number)
PCIE EP	(1C,4);(1C,5);(1D,0);(1D,1); (1D,2);(1D,3);(1D,4);(1D,5)
FMC B Slot DP Transceiver [0:9]	(1C,2);(1C,3);(1C,4);(1C,5); (1D,0);(1D,1);(1D,2);(1D,3); (1D,4);(1D,5);
SFP+ 0 and 1	(1C,0);(1C,1)



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0321308	Rev C
Date: Thursday, March 31, 2016	Sheet 7	of 78

# PCIE RC XCVRs & 2X SGMII XCVRs & FMCB XCVRs




Application	Channel (Bank, number)
PCIE RC	(1E,4);(1E,5);(1F,0);(1F,1); (1F,2);(1F,3);(1F,4);(1F,5)
FMC B Slot DP Transceiver [10:15]	(1G,0);(1G,1);(1G,2);(1G,3); (1G,4);(1G,5);
SGMII A and B	(1E,0);(1E,1)






# DP & SDI & FMCA XCVRs & SMA XCVR




Application	Channel (Bank, number)
SMA	(1I, 5)
FMC A Slot DP Transceiver [0:9]	(1H, 0); (1H, 1); (1H, 2); (1H, 3); (1H, 4); (1H, 5); (1I, 0); (1I, 1); (1I, 2); (1I, 3);
SDI	(1J, 5)
Display Port	(1J, 0); (1J, 1); (1J, 2); (1J, 3)




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	9 of 78

# PCI Express GEN3 X 8 Connector






75-ohm to 100-ohm XCVR traces.






Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	10 of 78

# 10/100/1000 Ethernet XCVR

Pin	Pin Connection	Setting Bit[2:0]	Definition
CONFIG0	GND	000	MDIO PHY Address bit (2:0) = 000
CONFIG1	GND	000	Enable Pause, PHY Address bits (4:3) = 00
CONFIG2	VDDO (2.5V or 3.3V)	111	1110 = Auto-negotiate, advertise all capabilities, prefer Master 100BASE-x FULL-DUPLEX/Auto-Negotiation enabled, 100BASE-X half-duplex
CONFIG3	GND	000	Disable crossover, Enable 125CLK
CONFIG4	LED_LINK1000	100	Hardware Config Mode Reg (2:0) = 100 SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	LED_LINK10	110	Disable fiber/copper autosel, disable sleep mode (enable energy detect), Hardware Config Mode Reg (3) = 0
CONFIG6	LED_RX	010	Select MDIO (over 2-wire serial), interrupt polarity = active low, 50-ohm termination for fiber




**88E1111-B2-CAA1C000 EOL**  
**88E1111-B2-NDC2C000 Replacement**





Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title	Arria 10 SoC FPGA Development Kit Board		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet	11 of 78


# 10/100/1000 Ethernet XCVR




Pin	Pin Connection	Setting Bit[2:0]	Definition
CONFIG0	GND	000	MDIO PHY Address bit (2:0) = 000
CONFIG1	GND	000	Enable Pause, PHY Address bits (4:3) = 00
CONFIG2	VDDO (2.5V or 3.3V)	111	1110 = Auto-negotiate, advertise all capabilities, prefer Master 100BASE-x FULL-DUPLEX/Auto-Negotiation enabled, 100BASE-X half-duplex
CONFIG3	GND	000	Disable crossover, Enable 125CLK
CONFIG4	LED_LINK1000	100	Hardware Config Mode Reg (2:0) = 100 SGMII without Clock with SGMII Auto-Neg to copper
CONFIG5	LED_LINK10	110	Disable fiber/copper autosel, disable sleep mode (enable energy detect), Hardware Config Mode Reg (3) = 0
CONFIG6	LED_RX	010	Select MDIO (over 2-wire serial), interrupt polarity = active low, 50-ohm termination for fiber



**88E1111-B2-CAA1C000 EOL**  
**88E1111-B2-NDC2C000 Replacement**



# Small Form Factor Pluggable Plus (SFP+) Port A




GND\_CAGE <Agile Part Number> GND\_CAGE  
 Optical (SFP) Transceiver Cage & Connector 1  
 I2C Address is 1010000 or 1010001.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0321308	Rev C
Date: Thursday, March 31, 2016	Sheet 13	of 78


# Small Form Factor Pluggable Plus (SFP+) Port B



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 14 of 78


# Display Port (x4)

- 1) TX uses diff sstl18 configuration, which is able to meet peak-to-peak differential voltage and common mode voltage spec for DP.
- 2) RX uses LVDS input, but user need to ensure pin voltage at NF receiver end is <1.9v.
  - a. If the channel is AC couple, then user need to choose the correct Vbias\_RX so that Vpin < 1.9v. The spec is 0 - 2v, which is quite wide. Selecting Vbias\_RX at 2v region will cause NF device to have reliability issue.
  - b. If the channel is DC couple, user need to make sure TX common mode voltage + ground reference differences between Tx and Rx will not cause Vpin for NF to be higher than 1.9v.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	15 of 78

# SDI Cable Driver, Equalizer, and SMB




Layout Notes:  
 DNI for resistors and capacitors for GEN2 devices.  
 Minimize stubs in layout.

Pull-down for 12G

Layout Notes (M23428) SDI Cable Driver:

- The RSET resistor should be located close to pin 5.
- Remove GND under pin 5 and the RSET resistor.
- The 49.9-ohm resistors should be placed close to device pins 16 and 1 (SDIP/SDIN).



Layout Notes (M23544) SDI Cable Equalizer:

- The AGC 33nF capacitor should be located close to the device pins 8 and 9 (AGC+/AGC-).
- Clear GND under the AGC 33nF capacitor.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134

Title **Arria 10 SoC FPGA Development Kit Board**


Copyright (c) 2014, Altera Corporation. All Rights Reserved.

Size B Document Number **150-0321308 (6XX-44382R)** Rev C

Date: Thursday, March 31, 2016 Sheet 16 of 78




# FMC (V57.1) PORT A



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 17 of 78


# FMC (16 XCVRS + LAP) PORT B



Altera Corporation, 101 innovation Dr, San Jose, CA 95134

Title		<b>Arria 10 SoC FPGA Development Kit Board</b>	
Size		Document Number	
<b>B</b>	<b>150-0321308</b>	<b>(6XX-44382R)</b>	Rev
Date:	Thursday, March 31, 2016	Sheet	18 of 78

# HPS HILO DDR3/DDR4 IOs




All HPS memory IO pin assignment must be same as Quartus'



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title: Arria 10 SoC FPGA Development Kit Board			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size: B	Document Number: 150-0321308	(6XX-44382R)	Rev: C
Date: Thursday, March 31, 2016	Sheet: 19	of: 78	

# HPS Shared IOs



IO BANK 2L, 3V0, 2V5, 1V8 BANK


HOSTPROCESSOR\_I2C



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	20 of 78

# HPS Dedicated IOs

IO\_1V8 IO\_1V8 36,37,68



U23W	Signal
AW14	TDO
AV13	TMS
AR13	TRST
AW15	TCK
AL15	TDI
AU15	MSEL0
AP15	MSEL1
AT15	MSEL2
AT14	NIO_PULLUP
AU12	NSTATUS
AT13	CONF_DONE
AM14	NCONFIG
AM15	NCE
AU14	NCS00
AV12	NCS01
AV14	NCS02
AP13	AS_DATA0, ASDO
AW11	AS_DATA1
AV11	AS_DATA2
AW13	AS_DATA3
AN14	DCLK
A15	VSIGP_0
B15	VSIGN_0
A14	VSIGP_1
B14	VSIGN_1
C16	TEMPDIODEP
B16	TEMPDIODEN
G15	HPS_CLK1
J15	HPS_NPOR
K15	HPS_NRSJT
E16	GPIO2_IO0,NAND_ADQ0,SDMMC_DATA0,QSPI_CLK
H16	GPIO2_IO1,NAND_ADQ1,SDMMC_CMD,QSPI_IO0
K16	GPIO2_IO2,NAND_WE_N,SDMMC_CCLK,QSPI_SS0,BOOTSEL2
G16	GPIO2_IO3,NAND_RE_N,SDMMC_DATA1,QSPI_IO1
H17	GPIO2_IO4,NAND_ADQ2,SDMMC_DATA2,QSPI_IO2_WPN
F15	GPIO2_IO5,NAND_ADQ3,SDMMC_DATA3,QSPI_IO3_HOLD
L17	GPIO2_IO6,NAND_CLE,SDMMC_PWR_ENA,SPIM0_SS1_N,SPIS0_MISO,BOOTSEL1
N19	GPIO2_IO7,NAND_ALE,QSPI_SS1,CM_PLL_CLK0,SPIM0_CLK,BOOTSEL0
M19	GPIO2_IO8,NAND_RB,UART1_TX,SDMMC_DATA4,CM_PLL_CLK1,SPIM0_MOSI,EMAC1_MDIO,I2C_EMAC1_SDA
E15	GPIO2_IO9,NAND_CE_N,UART1_RTS_N,SDMMC_DATA5,CM_PLL_CLK2,SPIM0_MISO,EMAC1_MDC,I2C_EMAC1_SCL
J16	GPIO2_IO10,NAND_ADQ4,UART1_CTS_N,SDMMC_DATA6,CM_PLL_CLK3,SPIM0_SS0_N,EMAC2_MDIO,I2C_EMAC2_SDA
L18	GPIO2_IO11,NAND_ADQ5,UART1_RX,SDMMC_DATA7,CM_PLL_CLK4,SPIS0_CLK,EMAC2_MDC,I2C_EMAC2_SCL
M17	GPIO2_IO12,NAND_ADQ6,UART1_TX,QSPI_SS2,SPIS0_MOSI,EMAC0_MDIO,I2C_EMAC0_SDA
K17	GPIO2_IO13,NAND_ADQ7,UART1_RX,QSPI_SS3,SPIS0_SS0_N,EMAC0_MDC,I2C_EMAC0_SCL

FPGA CONF, HPS Dedicated IO, 1V8 Bankd

A10SOC\_1517

Bootsel bits are configured in Bootflash daughter card

Table 5-1: **BOOTSEL** Values for each Flash Memory Device Selection

BOOTSEL Field Value	Flash Device
0x0	Reserved
0x1	FPGA (HPS-to-FPGA bridge)
0x2	1.8V NAND flash memory
0x3	3.3V NAND flash memory
0x4	1.8V SD/MMC flash memory with external transceiver
0x5	3.3V SD/MMC flash memory with external transceiver
0x6	1.8V SPI or quad SPI flash memory
0x7	3.3V SPI or quad SPI flash memory

Table 7-3: MSEL Pin Settings for Each Configuration Scheme of Arria 10 Devices

Configuration Scheme	V <sub>CCFGM</sub> (V)	Power-On Reset (POR) Delay	Valid MSEL[2..0]
FPP (x8, x16, and x32)	1.8	Fast	000
		Standard	001
PS	1.8	Fast	000
		Standard	001
AS (x1 and x4)	1.8	Fast	010
		Standard	011
JTAG-based configuration	—	—	Use any valid MSEL pin settings above



Altera Corporation, 101 innovation Dr, San Jose, CA 95134


Title: **Arria 10 SoC FPGA Development Kit Board**

Copyright (c) 2014, Altera Corporation. All Rights Reserved.

Size B	Document Number 150-0321308	(6XX-44382R)	Rev C
--------	-----------------------------	--------------	-------

Date: Tuesday, May 24, 2016 Sheet 21 of 78

# 10/100/1000 Ethernet - HPS



NAME	Pin	Value	Description
PHYAD2	35	1	ID = b*111"
PHYAD1	15	1	
PHYAD0	17	1	
MODE3	27	1	RGMI (10/100/1000)
MODE2	28	1	
MODE1	31	1	
MODE0	32	1	
CLK125_EN	33	0	No clockoutput signal led mode
LED_MODE	41	1	

Place near KSZ9021RN PHY

**Altera Corporation, 101 innovation Dr, San Jose, CA 95134**

Title: **Arria 10 SoC FPGA Development Kit Board**


Copyright (c) 2014, Altera Corporation. All Rights Reserved.

Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C

Date: Thursday, March 31, 2016 Sheet 22 of 78




# Connectors of Boot flash, file flash, early trace and fast trace



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308	(6XX-44382R)	C
Date:	Tuesday, May 24, 2016	Sheet	23 of 78

# External Memory Interface - HPS 40-bit 1GB HiLo connector




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 24 of 78	



# USB Ports


Current limit for Rseti of 137k is 1.013A

## USB INTERFACE





REFSEL[2:0] = 0X7, Reference Frequency = 24Mhz


## USB HPS Port



## USB TI GUI Port




PLACE NEAR USB3320







Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 25 of 78

# UART to USB PORT







Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0321308 (6XX-44382R)	Rev C
Date: Thursday, March 31, 2016	Sheet 26	of 78

# FPBA 1.8V IOs for File Flash and Debug port




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 27 of 78

# FPGA IOs for LVDS links of FMC A Port




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	28 of 78

# FPGA IOs for LVDS links of FMC A Port and FMC B Port






Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0321308 (6XX-44382R)	Rev C
Date: Thursday, March 31, 2016	Sheet 29	of 78

# FPGA IOs for LVDS links of FMC B Port




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	30 of 78

# FPGA IOs for FPGA Memory Interface



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title: <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size: B	Document Number: 150-0321308	(6XX-44382R)	Rev: C
Date: Thursday, March 31, 2016	Sheet: 31	of: 78	


# FPGA IOs for FPGA Memory Interface



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	32 of 78




# UART Port B



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	33 of 78

# External Memory Interface - HiLo connector



Altera Corporation, 101 innovation Dr, San Jose, CA 95134


Title: **Arria 10 SoC FPGA Development Kit Board**

Copyright (c) 2014, Altera Corporation. All Rights Reserved.

Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C



Date: Thursday, March 31, 2016 Sheet 34 of 78

# 5M2210 System Controller




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title: <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size: B	Document Number: 150-0321308	(6XX-44382R)	Rev: C
Date: Thursday, March 31, 2016	Sheet: 35	of: 78	

# FPGAIO for DP\_IO, SDI\_IO and FMC\_3V3IO




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 36 of 78

# On-Board USB Blaster II - Part 1



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	37 of 78


Logic 0 = Device JTAG Bypass  
 Logic 1 = Device JTAG Enable





MSTR2	MSTR1	MSTR0	Mode
ON	ON	ON	BOOT
OFF	ON	ON	FMCA Master
ON	OFF	ON	FMCB Master
OFF	OFF	ON	Reserved
ON	ON	OFF	FTRACE Master
OFF	ON	OFF	GUI Test
ON	OFF	OFF	SystemMAXV Progrm Mode
OFF	OFF	OFF	ON-board UBII

### USB Blaster Programming Header


(uses JTAG mode only)



## On-Board USB Blaster II - Part 2



# PLL



Si5358 Programmable Oscillator Use Clock Control GUI (Defaults 156.25MHz, 156.25MHz, 25MHz, 25MHz, 25MHz, 25MHz, 100MHz, 100MHz) I2C Address 70 HEX



I2C Address = b'1110000'

Populated with Si516.  
 FS Control on DIPSWITCH  
 FS=0: 148.35MHz  
 FS=1: 148.50MHz  
 I2C only available if Si571 is populated.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, April 28, 2016	Sheet	39 of 78


# PLL (2)



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title: <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size: B	Document Number: 150-0321308	(6XX-44382R)	Rev: C
Date: Thursday, March 31, 2016	Sheet: 40	of: 78	





# Clock Cleaner



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet	41 of 78




# User I/O




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 42 of 78	


# Clock Resistor Mux




## FMC A Clock MUX for FMC card




## FMC B Clock MUX for FMC card




## Clock MUX for 3A Bank reference clock




## Clock MUX for 3E Bank reference clock



## Clock MUX for 3G Bank reference clock




## MUX for supporting Altera FMC spec



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Tuesday, May 24, 2016	Sheet 43 of 78	


# Reset Circuit

## RESET CIRUIT



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	44 of 78

# I2C MUX




Note to assembler: Use this resistor to attach to LCD Header (follow assembly instructions).



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 45 of 78

# A10 SOC DEV KIT PDN Diagram




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134			
Title: <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Tuesday, May 24, 2016	Sheet	46 of 78



# A10 SOC Power Sequence

Figure 1: Power-Up Sequence for Arria 10 Devices



1. If the VCC voltage level is different from VCCT\_GXB, VCCR\_GXB, and orVCCRAM, then ramp VCC first followed by VCCT\_GXB, VCCR\_GXB, and VCCRAM (In any order) within group 1
2. All Power rails must ramp completely to full rail voltage within the Tramp (0.2ms to 4ms)
- 3.VCCBAT (1.2-1.8V) can be powered up/down at any time and is not shown in the power sequence
- 4.The Power down sequence is the reverse of the power up sequence



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	47 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK

E  
D  
C  
B  
A

E  
D  
C  
B  
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	48 of 78




Input connector for  
200 Watt AC/DC Adapter

# 12V Power PMOS Switches



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 49 of 78	

# 12V to 5V Converter




A single through-hole via connects these AGND pins to the GND plane.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 50 of 78	

# 12V to 3V3 Converter




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 51 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet	52 of 78

# 3V3 to 2V5 Converter



Connect the output cap to the GND plane through multiple vias


Connect the input cap to the GND plane through multiple vias. (see the Gerber files)

A single through-hole test point connects the AGND pin to the GND plane.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	53 of 78

# 3.3V to 1.8V Converter




Connect the input and output caps to the GND plane through multiple vias. (Please see the Gerber files.)

A single through-hole via connects the AGND pin to the GND plane.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 54 of 78	

# A10 12V,3V3 and 1V8 PMOS Switches




J58 need be shorted if MAXV is not programmed

Typical 12V good threshold voltage is 10.62V.  
 Typical 12V bad threshold voltage is 10.11V



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	55 of 78

# 12V to 0V9 Converter



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 56 of 78




THIS PAGE IS INTENTIONALLY LEFT BLANK



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet	57 of 78


# 3.3V to 0.9V Converter



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 58 of 78	

# 3.3V to 0.9V converter ( HPS Core)


Optional EAOUT test point is used for monitoring purposes only.




Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 59 of 78

# 3.3V to 1.0V Converter

A single through-hole via connects the AGND pin to the GND plane.



Feedback network configured for 3.3Vin / 1.0Vout



Connect the input and output caps to the GND plane through multiple vias. (Please see the Gerber files.)




Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size: B	Document Number: 150-0321308	Rev: C
Date: Thursday, March 31, 2016	Sheet: 60	of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	61 of 78


# 3.3V to HPS HILO VDD converter



VIN = 2.5 - 6.6VDC

Connect the input and output caps to the GND plane through multiple vias.


TP56  
A single through-hole via/test point connects AGND pin to the GND plane.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134

Title		
Arria 10 SoC FPGA Development Kit Board		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 62 of 78

# 3.3V to HILO VDD converter




Connect the input and output caps to the GND plane through multiple vias.


TP76 A single through-hole via/test point connects AGND pin to the GND plane.



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	63 of 78

# 3.3V to HILO VDDQ converter




A single through-hole via/test point connects AGND pin to the GND plane.  




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	64 of 78




# FMC 3.3V PMOS Switches




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	65 of 78

# 3.3V to FMC A VADJ converter



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0321308	(6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 66 of 78	

# 3.3V to FMC B VADJ converter




Connect the input and output caps to the GND plane through multiple vias.

A single through-hole via/test point connects AGND pin to the GND plane.







Altera Corporation, 101 Innovation Dr., San Jose, CA 95134		
Title: <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size: B	Document Number: 150-0321308	Rev: C
Date: Thursday, March 31, 2016	Sheet: 67	of 78

# 2.5V and 1.8V IO Switches





Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	68 of 78

# 3.3V IO Switches



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	69 of 78

# 3.3V and 1.8V Discharge Load




50us Discharge time




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	70 of 78

# I2C Current ADC (A)



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 71 of 78


# User DC card 3.3V Current Sensors




Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	72 of 78



# I2C Power ADC, DAC Controller





# Arria 10 Power Inputs



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title	Arria 10 SoC FPGA Development Kit Board	
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 74 of 78



# Arria 10 Ground Connections



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size <b>B</b>	Document Number <b>150-0321308</b>	Rev <b>C</b>
Date: Thursday, March 31, 2016	Sheet 75 of 78	


# Core Power Decoupling

0.95V HPS is for boost mode



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321308 (6XX-44382R)	C	
Date:	Thursday, March 31, 2016	Sheet	76 of 78

# IO Power Decoupling



Altera Corporation, 101 innovation Dr, San Jose, CA 95134		
Title <b>Arria 10 SoC FPGA Development Kit Board</b>		
Copyright (c) 2014, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0321308 (6XX-44382R)	C
Date:	Thursday, March 31, 2016	Sheet 77 of 78

THIS PAGE IS INTENTIONALLY LEFT BLANK

E  
D  
C  
B  
A

E  
D  
C  
B  
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1



Altera Corporation, 101 innovation Dr, San Jose, CA 95134			
Title <b>Arria 10 SoC FPGA Development Kit Board</b>			
Copyright (c) 2014, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0321304	(6XX-44294R)	C
Date:	Thursday, March 31, 2016	Sheet	78 of 78