
SUBJECT:- NIOS PROCESSOR BOOT USING QSPI FLASH

This document follows all the steps to boot Nios from QSPI FLASH as mentioned in <u>AN 730: Nios II</u> <u>Processor Booting Methods in MAX 10 FPGA Devices (eeweb.com)</u> (OPTION-5 : Nios II processor application copied from QSPI flash to RAM using boot copier)

Device used:- MAX10 DEVELOPMENT KIT(REV C)

Quartus Software Version:- Quartus Prime 21.1

1- QSYS Design.



Clock source to NIOS Processor – **50MHz**

Clock source to PLL - **50MHz**

Clock source to Generic Quad SPI Controller through PLL(c1)- 25MHz

Clock source to On-Chip Memory(c1)- 50MHz

Nios Processor Parameters:-

Nios II Processor

altera_nios2_gen2

| Main Vectors Caches and Memory Inter | faces Arithmetic Instructions MMU and MPU Settings JTAG Debug Advanced Features | | | | | | | |
|--|---|--|--|--|--|--|--|--|
| ▼ Reset Vector | | | | | | | | |
| Reset vector memory: | generic_quad_spi_controller_0.avl_mem 🤝 | | | | | | | |
| Reset vector offset: | 0x0000000 | | | | | | | |
| Reset vector: | 0x04000000 | | | | | | | |
| Exception Vector | | | | | | | | |
| Exception vector memory: | onchip_memory2_0.s1 v | | | | | | | |
| Exception vector offset: | 0x0000020 | | | | | | | |
| Exception vector: | 0x08008020 | | | | | | | |
| Fast TLB Miss Exception Vector | | | | | | | | |
| Fast TLB Miss Exception vector memory: | None | | | | | | | |
| Fast TLB Miss Exception vector offset: | 0x0000000 | | | | | | | |
| Fast TLB Miss Exception vector: | 0x0000000 | | | | | | | |
| | | | | | | | | |

QUAD SPI Controller Parameters:-

| Note: The second | | | | | | | | |
|--|------------------------|--|--|--|--|--|--|--|
| System: sys_A Path: generic | _quad_spi_controller_0 | | | | | | | |
| Generic QUAD SPI Controller Intel FPGA IP altera_generic_quad_spi_controller | | | | | | | | |
| Parameters | ▼ Parameters | | | | | | | |
| Configuration device type: | N25Q512A83GSF40F ~ | | | | | | | |
| Choose I/O mode: | QUAD 🗸 | | | | | | | |
| Number of Chip Selects used: | 1 ~ | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

On-Chip RAM:-

| 🧏 Parameters 🛛 | |
|---|--|
| System: sys_A Path: onchip_memor | |
| On-Chip Memory (RAM altera_avalon_onchip_memory2 | or ROM) Intel FPGA IP |
| | |
| Memory type Type: | RAM (Writable) |
| Dual-port access | RAM (Writable) 🗸 |
| | |
| Single clock operation Read During Write Mode: | |
| - | DONT_CARE V |
| Block type: | AUTO 🗸 |
| * Size | |
| Enable different width for Dual-pa | ort access |
| Slave S1 Data width: | 32 🗸 |
| Total memory size: | 32000 bytes |
| Minimize memory block usage (ma | ay impact fmax) |
| * Read latency | |
| Slave s1 Latency: | 1 🗸 |
| Slave s2 Latency: | $1 \sim$ |
| ROM/RAM Memory Protection | |
| Reset Request: | Enabled 🧹 |
| ECC Parameter | |
| Extend the data width to support ECC | C bits: Disabled \checkmark |
| Memory initialization | |
| Initialize memory content | |
| Enable non-default initialization fi | le |
| Type the filename (e.g: my_ran | m.hex) or select the hex file using the file browser button. |
| User created initialization file: | onchip_mem.hex |
| Enable Partial Reconfiguration Ini | itialization Mode |
| Enable In-System Memory Conte | nt Editor feature |
| Instance ID: | NONE |
| | |
| This memory is not initialized | d during device programming. |
| | |

The Configuration Mode was set to Single Uncompressed Image(3584 KBits UFM).

| eneral | Configuration | |
|---------------------|-------------------------------|---|
| onfiguration | | |
| Programming Files | Specify the device confi | guration scheme and the configuration device. |
| Inused Pins | Configuration only and | |
| Dual-Purpose Pins | Configuration <u>s</u> cheme: | Internal Configuration |
| Capacitive Loading | Configuration mode: | Single Uncompressed Image (3584Kbits UFM) |
| oard Trace Model | | 8 |
| OTiming | Configuration device | |
| oltage | | |
| in Placement | | Auto |
| Error Detection CRC | Use configuration | |
| CvP Settings | | Device Options |

The HDL was generated of this QSYS Design and Full Compilation was done.

NIOS II Software Build Tool Settings.

The C code written for this is as follow:-

* "Hello World" example...

#include <stdio.h>
#include "system.h"
#include "altera_avalon_pio_regs.h"
#include <unistd.h>

int main()
{

ł

IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x1);
usleep(1000000);
IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x0);
usleep(1000000);

IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x1); usleep(1000000); IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x0); usleep(1000000);

IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x1); usleep(1000000); IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x0); usleep(1000000);

IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x1); usleep(1000000); IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x0); usleep(1000000);

IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x1); usleep(10000000); IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x0); usleep(1000000);

IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x1); usleep(10000000); IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x0); usleep(1000000);

IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x1); usleep(1000000); IOWR_ALTERA_AVALON_PIO_DATA(LED0_BASE,0x0); usleep(1000000);

Advanced.hal.linker Settings in BSP EDITOR

| ile cait toois nep | | | | | | | |
|--|---|--|--|------|---|---|--|
| Main Software Packages Drivers Linker | Script Enable File Generation Target | BSP Directory | | | | | |
| SOPC Information file: D:\boot_max10\s CPU name: nios2_gen2_0 Operating system: Altera HAL BSP target directory: D:\boot_max10\s | Version: | default v | | | | | |
| desp_cflags_optimizatio desp_cflags_optimizatio desp_cflags_mgpopt descriptors de | ecking | _code_at_reset e_alt_load e_alt_load_copy_rodata e_alt_load_copy_rwdata e_alt_load_copy_exceptions | | | | | |
| ☆ BSP Editor - D:\boot_max10\Software\ File Edit Tools Help | \led_blink_bsp\settings.bsp | | | - | | × | |
| Main Software Packages Drivers Linker So | cript Enable File Generation Target BSP | Directory | | | | | |
| Linker Section Mappings | Lieber Danier News | Marray Davies Name | | Add. | | | |
| Linker Section Name | Linker Region Name | Memory Device Name | | Demo | - | | |

| Linker Section Name | Linker | Region Name | | Memory Device Name | | | Add |
|--|------------------|--|------------------|--|---------------------------|----------------|---|
| bss | onchip memory2 0 | | onchip memory2 0 | onchip memory2 0 | | | |
| .entry | reset | | | generic_quad_spi_controller_0 | avl_mem | | Restore Defaults |
| .exceptions | onchi | p_memory2_0 | | onchip_memory2_0 | _ | | |
| .heap | onchi | p_memory2_0 | | onchip_memory2_0 | | | |
| .rodata | onchi | p_memory2_0 | | onchip_memory2_0 | | | |
| .rwdata | onchi | p_memory2_0 | | onchip_memory2_0 | | | |
| .stack | onchi | p_memory2_0 | | onchip_memory2_0 | | | |
| .text | onchi | p memory2 0 | | onchip memory2 0 | | | |
| | | | | | | | |
| | | | | | | | |
| Linker Memory Regions | | | | | | | |
| , 2 | | Address Range | | Memory Device Name | Size (bytes) | Offset (bytes) | Add |
| Linker Memory Regions Linker Region Name onchip_memory2_0 | | - | 0x0800 | Memory Device Name onchip memory2_0 | Size (bytes) | | Add Remove |
| Linker Region Name onchip_memory2_0 | | 0x08008020 - | | | | | |
| Linker Region Name | EPTION | 0x08008020 - 0x08008000 - | 0x0800 | onchip_memory2_0 | 31968 | 32 | Remove |
| Linker Region Name onchip_memory2_0 onchip_memory2_0_BEFORE_EXCE | EPTION _0_av | 0x08008020 - 0x08008000 - 0x04000020 - | 0x0800 0x07FF | onchip_memory2_0 onchip_memory2_0 | 31968 32 . 67108832 | 32 0 32 | Remove Restore Defaults |
| Linker Region Name onchip_memory2_0 onchip_memory2_0_BEFORE_EXCE generic_quad_spi_controller_ | EPTION _0_av | 0x08008020 - 0x08008000 - 0x04000020 - | 0x0800 0x07FF | onchip_memory2_0 onchip_memory2_0 generic_quad_spi_controller_0_av | 31968 32 . 67108832 | 32 0 32 | Remove Restore Defaults Add Memory Device |
| Linker Region Name onchip_memory2_0 onchip_memory2_0_BEFORE_EXCE generic_quad_spi_controller_ | EPTION _0_av | 0x08008020 - 0x08008000 - 0x04000020 - | 0x0800 0x07FF | onchip_memory2_0 onchip_memory2_0 generic_quad_spi_controller_0_av | 31968 32 . 67108832 | 32 0 32 | Remove Restore Defaults Add Memory Device Remove Memory Device |
| Linker Region Name onchip_memory2_0 onchip_memory2_0_BEFORE_EXCE generic_quad_spi_controller_ | EPTION _0_av | 0x08008020 - 0x08008000 - 0x04000020 - | 0x0800 0x07FF | onchip_memory2_0 onchip_memory2_0 generic_quad_spi_controller_0_av | 31968 32 . 67108832 | 32 0 32 | Remove Restore Defaults Add Memory Device |

The hex file was then generated for the above settings.

2- Converting the hex file generated into POF File.

The following settings were applied for generating the POF file as mentioned in AN 730

1. In Quartus II, click on **Convert Programming Files (.pof)** from the **File** tab.

- 2. Choose Programmer Object File as Programming file type.
- 3. Set Mode to 1-bit Passive Serial.
- 4. Set Configuration device to CFI_512Mb.
- 5. Change the **File name** to the desired path and name.
- 6. Remove the **SOF Page_0**.


7. Click on Add HEX Data, choose the HEX file generated in HEX Generation section. Select Absolute Addressing and click OK.

8. Click **Generate** to create the .pof file.

| 🛅 Convert Programming File - D:/boot_r | - | - 🗆 | × | | | | |
|---|------------------------|------------------|----------|---------------|----------------------|--------|--|
| <u>F</u> ile <u>T</u> ools <u>W</u> indow | | | | Search Inte | FPGA | 9 | |
| Programming file type: Programmer C | | * | _ _ | | | | |
| Options/Boot info Configuration of | levice: CFI_512Mb | ▼ <u>M</u> ode: | 1-bit Pa | assive Serial | - | | |
| File <u>n</u> ame: output_files/o | utput_file.pof | | | | | | |
| Advanced Remote/Local u | pdate difference file: | | | Ŧ | | | |
| ✓ Create Mem | ory Map File (Generate | output_file.map) | | | | | |
| Create CvP files (Generate output_file.periph.pof and output_file.core.rbf) Create config data RPD (Generate output_file_auto.rpd) Input files to convert | | | | | | | |
| File/Data area | Properties | Start Address | | | Add He <u>x</u> Data | | |
| Hex Data generic_quad_spi_controller | Absolute addressing | 0x0000000 | | | Add <u>S</u> of Page | | |
| | | | | | Add <u>F</u> ile | | |
| | | | | | Remove | | |
| | | | | | Up | | |
| | | | | | Down | | |
| | | | | | Propert <u>i</u> es | | |
| | | Ge | enerate | Close | Help | | |
| | | | | | | ▼ : | |


3- Programming the above generated POF into QSPI FLash.

--> To detect the **QSPI Flash** in the Programmer, a **sof** of **Parallel Flash Loader** was uploaded into the MAX 10 device before programming the QSPI flash.(As mentioned in AN 730)



4- Programming the POF generated during Compilation into MAX10 Device

After programming the **POF File** (containing the Hex File) successfully, the POF File generated during the **Compilation Process** was programmed into the MAX10 Device.



Result: After completing all the steps, on Power Cycle of MAX10 Kit the LED[0] was not blinking according to the software code. NIOS Processor does not boot using QSPI Flash.