





Cyclone V GX Starter Kit

SCHEMATIC	CONTENT	PAGE
Cover	Cover Page	01
Block Diagram	Block Diagram	02
FPGA	FPGA IO, Clock, Configuration and Power	03 ~ 10
Memory	LPDDR2	11
Memory	SRAM	12
Memory	SD Card	12
Audio	Audio CODEC	13
Video	HDMI TX	14
HSMC	HSMC Interface	15
ADC	ADC	16
User Interface	GPIO - 2x20 Header and Arduino Interface	17
User Interface	Switch and Key	18
User Interface	LED and 7'Segment	19
UART	UART to USB Bridge	20
Power	Power	21 ~ 22






 Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	Block Diagram	B
Date:	Friday, November 15, 2013	Sheet 2 of 23



5CGXFC5C6F27C7N


5CGXFC5C6F27C7N






terasic Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title Cyclone V GX Starter Kit

Size B	Document Number FPGA BANK 3 & 4	Rev B
Date:	Wednesday, August 14, 2013	Sheet 3 of 23



5CGXFC5C6F27C7N



terasic Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: Cyclone V GX Starter Kit

Size B Document Number: FPGA BANK 5 & 6 Rev B

Date: Wednesday, August 14, 2013 Sheet 4 of 23

U14-8

CYCLONE V GX BANK 7

Bank 7A VCCIO = 2.5V


HSMC_D2 D12
IO_7A/RZQ_2/DIFFIO_TX_T40N

HSMC_RX_p4 H15
HSMC_RX_n4 J16
HSMC_TX_n11 C23
HSMC_RX_p16 B24
HSMC_RX_n16 A24
HSMC_TX_p13 A23
HSMC_TX_n13 A22
HSMC_RX_p2 H18
HSMC_RX_n2 H17
HSMC_TX_p7 B22
HSMC_TX_n7 A21
HSMC_RX_p15 D21
HSMC_RX_n15 D20
HSMC_TX_p16 B21
HSMC_TX_n16 B20
HSMC_RX_p6 G16
HSMC_RX_n6 G17


HSMC_TX_p5 C20
HSMC_TX_n5 B19
HSMC_RX_p14 E20
HSMC_RX_n14 E19
HSMC_TX_p15 C19
HSMC_TX_n15 C18
HSMC_RX_p5 J12
HSMC_RX_n5 J11
HSMC_CLKOUT_p1 A19
HSMC_CLKOUT_n1 A18
HSMC_RX_p13 D18
HSMC_RX_n13 D17
HSMC_CLKOUT_p2 A17
HSMC_CLKOUT_n2 A16
HSMC_D1 H14
HSMC_D3 H13

5CGXFC5C6F27C7N

HSMC Interface



HSMC Clock output



IO_7A/DIFFIO_TX_T18P/DQ37/T_DM_2
IO_7A/DIFFIO_TX_T18N/DQ37/T_DQ_23
IO_7A/DIFFIO_RX_T19P/DQ37/T_DM_21
IO_7A/DIFFIO_RX_T19N/DQ37/T_DQ_20
IO_7A/DIFFIO_TX_T20P/DQ37/T_DQ_22
IO_7A/DIFFIO_TX_T20N/DQ37/T_GND
IO_7A/DIFFIO_RX_T21P/DQS37/T_DQS_2
IO_7A/DIFFIO_RX_T21N/DQS37/T_DQS_N_2
IO_7A/DIFFIO_TX_T22P/T_RESETN
IO_7A/DIFFIO_RX_T23P/DQ37/T_DQ_19
IO_7A/DIFFIO_RX_T23N/DQ37/T_DQ_17
IO_7A/DIFFIO_TX_T24P/DQ37/T_DQ_18
IO_7A/DIFFIO_TX_T24N/GND

IO_7A/DIFFIO_TX_T26P/DQ47/T_DM_1
IO_7A/DIFFIO_TX_T26N/DQ47/T_DQ_15
IO_7A/DIFFIO_RX_T27P/DQ47/T_DQ_13
IO_7A/DIFFIO_RX_T27N/DQ47/T_DQ_12
IO_7A/DIFFIO_TX_T28P/DQ47/T_DQ_14
IO_7A/DIFFIO_TX_T28N/DQ47/T_CKE_0
IO_7A/DIFFIO_RX_T29P/DQS47/T_DQS_1
IO_7A/DIFFIO_RX_T29N/DQS47/T_DQS_N_1
IO_7A/DIFFIO_TX_T30P/T_CKE_1
IO_7A/DIFFIO_TX_T30N/DQ47/T_DQ_11
IO_7A/DIFFIO_RX_T31P/DQ47/T_DQ_9
IO_7A/DIFFIO_RX_T31N/DQ47/T_DQ_8
IO_7A/DIFFIO_TX_T32P/DQ47/T_DQ_10
IO_7A/DIFFIO_TX_T32N/GND

IO_7A/DIFFIO_TX_T34P/DQ57/T_DM_0
IO_7A/DIFFIO_TX_T34N/DQ57/T_DQ_7
IO_7A/DIFFIO_RX_T35P/DQ57/T_DQ_5
IO_7A/DIFFIO_RX_T35N/DQ57/T_DQ_4
IO_7A/DIFFIO_TX_T36P/DQ57/T_DQ_6
IO_7A/DIFFIO_TX_T36N/DQ57/T_ODT_1
IO_7A/DIFFIO_RX_T37P/DQS57/T_DQS_0
IO_7A/DIFFIO_RX_T37N/DQS57/T_DQS_N_0
IO_7A/DIFFIO_TX_T38P/T_ODT_0
IO_7A/DIFFIO_TX_T38N/DQ57/T_DQ_3
IO_7A/DIFFIO_RX_T39P/DQ57/T_DQ_1
IO_7A/DIFFIO_RX_T39N/DQ57/T_DQ_0
IO_7A/DIFFIO_TX_T40P/DQ57/T_DQ_2

C17 HSMC_TX_p14
B17 HSMC_TX_n14
E18 HSMC_RX_p8
F18 HSMC_RX_n8
A14 HSMC_TX_p12
B14 HSMC_TX_n12
L12 HSMC_RX_p3
K11 HSMC_RX_n3
B15 HSMC_TX_p6
C15 HSMC_TX_n6
C14 HSMC_RX_p11
D15 HSMC_RX_n11
A8 HSMC_TX_p9
A9 HSMC_TX_n9

C9 HSMC_TX_p1
B9 HSMC_TX_n1
E16 HSMC_RX_p12
D16 HSMC_RX_n12
D10 HSMC_TX_p2
C10 HSMC_TX_n2
N12 HSMC_RX_p0
M12 HSMC_RX_n0
B10 HSMC_TX_p4
A11 HSMC_TX_n4
F16 HSMC_RX_p9
E15 HSMC_RX_n9
E10 HSMC_TX_p0
E11 HSMC_TX_n0

B12 HSMC_TX_p10
A13 HSMC_TX_n10
G12 HSMC_RX_p7
F12 HSMC_RX_n7
A12 HSMC_TX_p3
B11 HSMC_TX_n3
M11 HSMC_RX_p1
L11 HSMC_RX_n1
C13 HSMC_TX_p8
C12 HSMC_TX_n8
E13 HSMC_RX_p10
D13 HSMC_RX_n10
D11 HSMC_D0

U14-9

CYCLONE V GX BANK 8


Bank 8A VCCIO = 2.5V

LEDG4 A5
LEDG5 B6
LEDG6 H8
LEDG7 H9

UART_RX M9
UART_TX L9
AUD_XCK D6
AUD_BCLK E6
AUD_DACDAT H10
AUD_DACLCK G10
AUD_ADCCAT D7
AUD_ADCLCK C7

5CGXFC5C6F27C7N


Audio CODEC



LED



UART to USB



IO_8A/DIFFIO_TX_T42P/DQ67/T_CA_0
IO_8A/DIFFIO_TX_T42N/DQ67/T_CA_1
IO_8A/DIFFIO_RX_T43P/DQ67/T_CA_4
IO_8A/DIFFIO_RX_T43N/DQ67/T_CA_5
IO_8A/DIFFIO_TX_T50P/DQ77
IO_8A/DIFFIO_TX_T50N/DQ77
IO_8A/DIFFIO_RX_T51P/DQ77/T_CA_8
IO_8A/DIFFIO_RX_T51N/DQ77/T_CA_9
IO_8A/DIFFIO_TX_T52P/DQ77
IO_8A/DIFFIO_TX_T52N/DQ77
IO_8A/DIFFIO_RX_T53P/DQS77/T_CSN_0
IO_8A/DIFFIO_RX_T53N/DQS77/T_CSN_1
IO_8A/DIFFIO_TX_T54P
IO_8A/DIFFIO_TX_T54N/DQ77
IO_8A/DIFFIO_RX_T55P/DQ77
IO_8A/DIFFIO_RX_T55N/DQ77
IO_8A/DIFFIO_TX_T56P/DQ77
IO_8A/DIFFIO_TX_T56N/GND

F6 LEDR1
G6 LEDR2
K8 LEDR7
J8 LEDR4
G7 LEDR3
F7 LEDR0
K10 LEDR6
J10 LEDR9
H7 LEDR8
J7 LEDR5
L7 LEDG0
K6 LEDG1
D8 LEDG2
E9 LEDG3


terasic Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title Cyclone V GX Starter Kit



Size B Document Number FPGA BANK 7 & 8 Rev B

Date: Wednesday, August 14, 2013 Sheet 5 of 23



XCVR Reference Clock













HSMC Transceiver



GXB L2 is C7 FPGA only










Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	FPGA BANK Transceivers	B
Date:	Tuesday, August 20, 2013	Sheet 6 of 23







terasic Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	FPGA Clock	B
Date:	Friday, November 15, 2013	Sheet 7 of 23




LOW --> NC to/from COM = ON and NO to/from COM = OFF
 HIGH --> NC to/from COM = OFF and NO to/from COM = ON






Logic 0 = pin 10 <--> pin 9 (HSMC Bypass)
 Logic 1 = pin 10 <--> pin 2 (HSMC Enable)
















MSEL Settings : MSEL[4:0] = 10010
 Active serial (AS)(x1 and x4),
 no compression, no security, fast POR



Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	FPGA Configuration and JTAG	B
Date:	Friday, November 15, 2013	Sheet 8 of 23




 Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title Cyclone V GX Starter Kit		
Size B	Document Number FPGA Power and GND	Rev B
Date: Friday, November 15, 2013	Sheet 9 of 23	




Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
Cyclone V GX Starter Kit	
Size	Document Number
B	FPGA Decoupling
Date:	Wednesday, August 14, 2013
Sheet	10 of 23
Rev	B

LPDDR2 Interface



LPDDR2 SDRAM (16M X 32 X 8 banks x 1 die)






place close to DDR2 chip

Note:
Place resistors and Capacitor near LPDDR2 VREFCA and VREFDQ pins




Note:
Place decoupling caps near LPDDR2 power pins

Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	LPDDR2 SDRAM	B
Date:	Wednesday, September 04, 2013	Sheet 11 of 23


SRAM





Micro SD Card



Audio CODEC




I2C Interface



Default :
 I2C Address 0x34/35

Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size B	Document Number	Rev B
Date: Friday, November 15, 2013		Sheet 13 of 23



HDMI TX






From MAX



I2C Interface





Default :
I2C Address 0x72/0x73



Pull-high to FPGA bank I/O power

DIR = Low : B data to A bus





Note: Place Capacitor near ADV7513 DVDD pins

Note: Place Capacitor near ADV7513 AVDD pins


Note: Place Capacitor near ADV7513 PVDD and BGVDD pin

Note: Place Capacitor near ADV7513 DVDD_3V




Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	HDMI TX	B
Date:	Tuesday, August 20, 2013	Sheet 14 of 23


HSMC Transceiver




HSMC Interface










HSMC Clock










HSMC JTAG












I2C Interface





Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size B	Document Number	Rev B
	ADC - LTC2308	
Date:	Friday, November 15, 2013	Sheet 16 of 23






JP15 Analog / Digital Path select

	Analog / Digital Path select
Open	No Select
1-2 Short	Use Arduino Analog input 4
2-3 Short	Use Arduino SDA or Digital IO

JP16 Analog / Digital Path select







	Analog / Digital Path select
Open	No Select
1-2 Short	Use Arduino Analog input 5
2-3 Short	Use Arduino SCL or Digital IO



terasic Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
Cyclone V GX Starter Kit

Size B	Document Number GPIO and Arduino Interface	Rev B
Date: Friday, November 15, 2013	Sheet 17	of 23




Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size B	Document Number	Rev B
Slide Switch and Tact switch		
Date:	Friday, November 15, 2013	Sheet 18 of 23








7-Segment




7-Segment (share GPIO[35..22])




LED




Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	7-SEGMENTand LEDs	B
Date:	Friday, November 15, 2013	Sheet 19 of 23




USB to UART
Self Powered and Internal OSC













1.1V / 5A
Ramp Time
Tsoft-start = 0.99 msec

3.3V / 5A
Ramp Time
Tsoft-start = 0.99 msec

 Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	Power - VCC1P1 & VCC3P3	B
Date:	Friday, November 15, 2013	Sheet 21 of 23



Copyright (c) 2011 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
Cyclone V GX Starter Kit		
Size	Document Number	Rev
B	Power - VCC5 & VCC1P2 & VCC1P8 & VCC2P5	B
Date:	Wednesday, September 04, 2013	Sheet 22 of 23



- Bluster TO FPGA**
 - 8 BST_TCK
 - 8 BST_TMS
 - 8 BST_TDI
 - 8 BST_TDO
- For HDMI CEC Clock (12MHz)**
 - 14 CLK_12MHz
- EPCQ Interface**
 - 8 EPCQ_AS_DATA0
 - 8 EPCQ_AS_DATA1
 - 8 EPCQ_DCLK
 - 8 EPCQ_nCSO
 - 8 FPGA_CONF_DONE
 - 8 FPGA_nCONFIG
 - 8 FPGA_nCE
- JTAG/AS mode**
 - 4 PROG
 - 1 VCC3P3
 - 2 FPGA_nCE
 - 3 TRGOE
 - 5 SLIDE SW

The direction of SW11 should be same as DE board
- UART**
 - 20 UART_RESET_n

- FPGA_nCE R207 0 DNI TRGOE
- EPCQ_AS_DATA0 R167 0 10K TRGASDO
- EPCQ_AS_DATA1 R170 0 24.9 TRGNST
- EPCQ_DCLK R172 0 TRGDCLK
- EPCQ_nCSO R38 0 TRGNCSO
- FPGA_CONF_DONE R210 0 TRGTDO
- FPGA_nCONFIG R208 0 TRGTMS
- FPGA_nCE R209 0 TRGNCE

URD	B1	IO-B1-0	K11	CLK_12MHz
UWR	C1	IO-B1-1	J10	
UTXE	D2	IO-B1-2	H8	
OSC_24	E1	IO-B1-3	H10	
URXF	F1	IO-B1-4	H11	
BST_TCK	G1	IO-B1-5	G10	
BST_TDI	H1	IO-B1-6	F9	
BST_TMS	I1	IO-B1-7/GCLK0	G11	
PWRON	J1	IO-B1-8/GCLK1	F10	
BST_TDO	K1	IO-B1-9	G11	
TRGDCLK	L3	IO-B2-0	F11	
TRGASDO	M3	IO-B2-1	E11	SI_WU
TRGNCSO	N3	IO-B2-2	E10	
TRGNST	O3	IO-B2-3	D9	
TRGOE	P3	IO-B2-4	D11	EEPDATA
USB_RESETn	Q3	IO-B2-5	D10	EEPCLK
TRGNCE	R3	IO-B2-6	C11	EEPCLK
TRGTDO	S3	IO-B2-7	C10	EEPCLK
TRGTMS	T3	IO-B2-8/GCLK2	B11	EEPCLK
ISP_TCK	U3	IO-B2-9/GCLK3	B10	CLK_6MHz
ISP_TMS	V3	IO-B2-10	A11	CLK_6MHz
ISP_TDI	W3	IO-B2-11	A10	ULED
ISP_TDO	X3	IO-B2-12	A9	
TCK	Y3	IO-B2-13	B9	
TMS	Z3	IO-B2-14	A8	UD0
TDI	AA3	IO-B2-15	A7	UD1
TDO	AB3	IO-B2-16	A6	UD2
	AC3	IO-B2-17	A5	UD3
	AD3	IO-B2-18	B5	
	AE3	IO-B2-19	A4	UD4
	AF3	IO-B2-20	B4	
	AG3	IO-B2-21	A3	UD5
	AH3	IO-B2-22	A2	UD6
	AI3	IO-B2-23	B3	
	AJ3	IO-B2-24	A2	UD7
	AK3	IO-B2-25	A1	
	AL3	IO-B2-26	C5	
	AM3	IO-B2-27	C6	
	AN3	IO-B2-28	B6	
	AO3	IO-B2-29	C7	
	AP3	IO-B2-30	A6	
	AQ3	IO-B2-31	B5	
	AR3	IO-B2-32	A4	
	AS3	IO-B2-33	B4	
	AT3	IO-B2-34	A3	
	AV3	IO-B2-35	B3	
	AW3	IO-B2-36	A2	
	AX3	IO-B2-37	A1	
	AY3	IO-B2-38	C5	
	AZ3	IO-B2-39	C6	
	BA3	IO-B2-40	C7	
	BB3	IO-B2-41		