

The slides that follow illustrate the high level functionality and data path interconnect for the Trivial DMA Engine which is distributed in the Trivial DMA example provided with the Modular PCIe SOPC Builder Bridge examples..

Page 2 – Implementation Strategy – this slide shows the high level strategy for integrating the Modular PCIe SOPC Builder Bridge with the trivial DMA engine.

Page 4 – High Level Architecture, How it works – this is the same slide as the High Level Architecture with additional text added to describe the functionality of the structure.

The Trivial DMA engine interfaces with the PCIe host thru a very basic 64-bit DMA descriptor format. The format is defined as such:

```
desc_type : 1 bit field : specifies descriptor type
           : 1'b0 = write descriptor
           : 1'b1 = read descriptor
```

```
reserved : 15 bit field : value does not matter
                : set to ZERO
```

```
channel : 8 bit field : specifies what Avalon ST channel the returning read data shall occupy, meaningless for write descriptors
           : 8'bxxxx_xxx0 = write data
           : 8'bxxxx_xxx1 = descriptor data
```

```
word_count : 8 bit field : specifies the number of 64-bit words to be read or written
                : 8'h01 = minimum valid word count
                : 8'hFF = maximum valid word count
```

These descriptors may be manually pushed into the descriptor slave interface provided by the Trivial DMA engine, or a the Trivial DMA engine can fetch the descriptors itself using it's read master interface. The engine must be started by pushing at least one descriptor into it's descriptor slave, but that descriptor can instruct the engine to then fetch more and more descriptors as it continues to operate. Here's a simple example of what a potential descriptor pattern might look like:

```
{ RD DESC, DESC, 7, PCIE + 0 } - Read descriptor, reading descriptors, read 7 words, starting at PCIe slave base + 0
```


```

1 - { WR_DESC, xxxx, 128, OGRAM + 0 } - Write descriptor, write 128 words, starting at Onchip RAM base + 0
2 - { RD_DESC, DATA, 128, PCIE + 0x1000 } - Read descriptor, reading data, read 128 words, starting at PCIE slave base + 0x1000
3 - { WR_DESC, xxxx, 128, PCIE + 0x2000 } - Write descriptor, write 128 words, starting at PCIE slave base + 0x2000
4 - { RD_DESC, DATA, 128, OGRAM + 0 } - Read descriptor, reading data, read 128 words, starting at Onchip RAM base + 0
5 - { WR_DESC, xxxx, 1, PCIE + 0x0 } - Write descriptor, write 1 word, starting at PCIE slave base + 0x0
6 - { RD_DESC, DATA, 1, PCIE + 0x8 } - Read descriptor, reading data, read 1 words, starting at PCIE slave base + 0x8
7 - { RD_DESC, DESC, 7, PCIE + 0x100 } - Read descriptor, reading descriptors, read 7 words, starting at PCIE slave base + 0x100



```

Page 1 of 4

Trivial DMA Implementation Strategy



Trivial DMA High Level Architecture



| |
|---|
| <p>Trivial DMA</p> <p>High Level Architecture</p> |
|---|

Why does this structure exist? This structure provides a very trivial DMA capability created out of standard SOPC Builder components along with some very trivial custom components to provide the read and write master requirements and descriptor orchestration. The DMA functionality that this structure can provide is full 64-bit word transfers to and from 64-bit word aligned addresses.

