



Component Library

Project

- New component...

Library

- Avalon Verification Suite
- Bridges and Adapters
- Interface Protocols
- Legacy Components
- Memories and Memory Control
 - QDR II and QDR II+ SRAM
 - RLDRAM II Controller
 - Traffic Generator and Controller
 - DMA
 - Flash
 - CompactFlash Interface
 - EPCS Serial Flash
 - Flash Memory Interface
 - On-Chip
 - SDRAM
 - SRAM
- Peripherals
- PLL
- Processor Additions

New... Edit... Add... Remove Edit...

Target

Device Family: Cyclone II

Clock Settings

Name: clk_0

Use	Connect...	Module Name	Description
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM)
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave
<input checked="" type="checkbox"/>		cpu_0	Nios II Processor
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master
<input checked="" type="checkbox"/>		jtag_debug_module	Avalon Memory Mapped Slave
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART
<input checked="" type="checkbox"/>		avalon_jtag_slave	Avalon Memory Mapped Slave
<input checked="" type="checkbox"/>		lcd_0	Character LCD
<input checked="" type="checkbox"/>		control_slave	Avalon Memory Mapped Slave
<input checked="" type="checkbox"/>		tri_state_bridge_0	Avalon-MM Tristate Bridge
<input checked="" type="checkbox"/>		avalon_slave	Avalon Memory Mapped Slave
<input checked="" type="checkbox"/>		tristate_master	Avalon Memory Mapped Tristate Master
<input checked="" type="checkbox"/>		cfi_flash_0	Flash Memory Interface (CFI)
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Tristate Slave

Address Map... Filters

On-Chip Memory (RAM or ROM)

Parameter Settings

General settings Memory initialization

Memory type

RAM (Writable) ROM (Read-only)

Dual-port access

Read During Write Mode: DONT_CARE

Block type: M4K

Initialize memory content

Memory will be initialized from onchip_memory2_0.hex

Size

Data width: 32

Total memory size: 20480 Bytes

Minimize memory block usage (may impact fmax)

Read latency

Slave s1: 1 Slave s2: 1

New component...

Library

- [-] Avalon Verification Suite
- [-] Bridges and Adapters
- [-] Interface Protocols
- [-] Legacy Components
- [-] Memories and Memory Control
 - [-] QDR II and QDR II+ SRAM
 - [-] RLDRAM II Controller
 - [-] Traffic Generator and Controller
- [-] DMA
- [-] Flash
 - [-] CompactFlash Interface
 - [-] EPCS Serial Flash
 - [-] Flash Memory Interface
- [-] On-Chip
- [-] SDRAM
- [-] SRAM
- [-] Peripherals
- [-] PLL
- [-] Processor Additions

New... Edit... Add...

Device Family: Cyclone II

clk_0 External 50.0

Use	Connect...	Module Name	Description	Clock	Base	End	Tags
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM)				
		s1	Avalon Memory Mapped Slave	clk_0	0x00808000	0x0080cfff	
<input checked="" type="checkbox"/>		cpu_0	Nios II Processor				
		instruction_master	Avalon Memory Mapped Master	clk_0			
		data_master	Avalon Memory Mapped Master				
		jtag_debug_module	Avalon Memory Mapped Slave				IRQ 0 IRQ 31
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART				
		avalon_jtag_slave	Avalon Memory Mapped Slave	clk_0	0x00810800	0x00810fff	
<input checked="" type="checkbox"/>		lcd_0	Character LCD				
		control_slave	Avalon Memory Mapped Slave	clk_0	0x00811000	0x0081100f	
<input checked="" type="checkbox"/>		tri_state_bridge_0	Avalon-MM Tristate Bridge				
		avalon_slave	Avalon Memory Mapped Slave	clk_0			
		tristate_master	Avalon Memory Mapped Tristate Master				
<input checked="" type="checkbox"/>		cfi_flash_0	Flash Memory Interface (CFI)				
		s1	Avalon Memory Mapped Tristate Slave	clk_0	0x00400000	0x007fffff	

Remove Edit... Address Map... Filters... Filter: Default