

## Introduction

Synchronous Dynamic Random Access Memory (SDRAM) has continually evolved over the years to keep up with ever-increasing computing needs. The latest addition to SDRAM technology is DDR3 SDRAM. DDR3 SDRAM is the third generation of the DDR SDRAM family, and offers improved power, higher data bandwidth, and enhanced signal quality with multiple on-die termination (ODT) selection and output driver impedance control while maintaining partial backward compatibility with the existing DDR2 SDRAM memory standard.

DDR3 SDRAM offers features designed to improve signal integrity of increased bus speed. While some of the features are already available in DDR2 SDRAM, these features are further enhanced in DDR3 SDRAM. For example, the ODT feature is available in both DDR2 and DDR3 SDRAM, but in DDR3 SDRAM, the values of the ODT are based on the value of an external resistor—the RZQ resistor. In addition to using this ZQ resistor for setting the ODT value, it is also used for calibrating the ODT value so that it maintains its resistance value to within a 10% tolerance. This application note describes the following updated and new features in DDR3 SDRAM:

- ODT values selection
- Output driver impedance selection
- ZQ calibration
- Dynamic ODT usage

In order to take advantage of these new features offered by DDR3 SDRAM, Altera's Stratix III/IV FPGAs have special features to ease and expedite your implementation of DDR3 SDRAM memory interfaces. This application note provides guidelines on how to utilize these features to improve the signal integrity of your system and layout guidelines to help you successfully implement the DDR3 SDRAM memory interface on your system.


## Comparing DDR3 and DDR2

The following sections review the differences between DDR2 and DDR3 SDRAM and the changes in the features that were made to DDR3 SDRAM. Understanding these differences will make the design process for your DDR3 SDRAM memory interface easier.

## Write and Read Leveling

One major difference between DDR2 and DDR3 SDRAM is the use of leveling. To improve signal integrity and support higher frequency operations, the JEDEC committee defined a fly-by termination scheme used with the clocks and command and address bus signals. Fly-by topology reduces simultaneous switching noise (SSN) by deliberately causing flight-time skew between the data and strobes at every DRAM as the clock, address, and command signals traverse the DIMM, as shown in Figure 1.

**Figure 1. DDR3 DIMM Fly-By Topology Requiring Write Leveling Note (1)**



**Note to Figure 1:**

(1) Source: *Consumer Electronics are Changing the Face of DRAMs*, By Jody Defazio, Chip Design Magazine, June 29, 2007.

The flight-time skew due to the flyby topology, led the JEDEC committee to introduce the Write Leveling feature on the DDR3 SDRAM memories, thus enabling controllers to compensate for this skew by adjusting the timing per byte lane.

During a write, DQS groups are launched at separate times to coincide with a clock arriving at devices on the DIMM, and must meet the timing parameter between the memory clock and DQS defined as  $t_{DQSS}$  of  $\pm 0.25 t_{CK}$ .


During the read operation, the memory controller must compensate for the delays introduced by the flyby memory topology. In Stratix® III/IV FPGAs, there are alignment and synchronization registers built in the Input Output Element (IOE) to properly capture the data. [Figure 2](#) shows two DQS groups returning from the DIMM for the same read command.



For information about the IOE block in Stratix III devices, refer to the [External Memory Interfaces in Stratix III Devices](#) chapter in volume 1 of the *Stratix III Device Handbook*.

For information about the IOE block in Stratix IV devices, refer to the [External Memory Interfaces in Stratix IV Devices](#) chapter in volume 1 of the *Stratix IV Device Handbook*.

Figure 2. DDR3 DIMM Fly-By Topology Requiring Read Leveling



## Calibrated Output Impedance and ODT

In DDR2 SDRAM, there are only two drive strength settings, full or reduced, which correspond to the output impedance of  $18\ \Omega$  and  $40\ \Omega$ , respectively. These output drive strength settings are static settings and are not calibrated; as a result, the output impedance varies as the voltage and temperature drifts. The DDR3 SDRAM uses a programmable impedance output buffer. Currently, there are two drive strength settings,  $34\ \Omega$  and  $40\ \Omega$ . The  $40\text{-}\Omega$  drive strength setting is currently a reserved specification defined by JEDEC, but available on the DDR3 SDRAM, as offered by some memory vendors. Refer to the datasheet of the respective memory vendors for more information about the output impedance setting. The drive strength setting is selected by programming the memory mode register setting defined by mode register 1 (MR1). To calibrate output driver impedance, an external precision resistor, RZQ, is connected between the ZQ pin and VSSQ. The value of this resistor must be  $240\ \Omega \pm 1\%$ . If you are using a DDR3 SDRAM DIMM, RZQ is soldered on the DIMM so you do not need to layout your board to account for it. Output impedance is set during initialization. To calibrate output driver impedance after power-up, the DDR3 SDRAM needs a calibration command that is part of the initialization and reset procedure and is updated periodically when the controller issues a calibration command.

In addition to calibrated output impedance, the DDR3 SDRAM also supports calibrated parallel ODT via the same external precision resistor, RZQ. This is made possible by using a merged output driver structure in the DDR3 SDRAM, which also helps to improve pin capacitance in the DQ and DQS pins. The ODT values supported in DDR3 SDRAM are  $20\ \Omega$ ,  $30\ \Omega$ ,  $40\ \Omega$ ,  $60\ \Omega$ , and  $120\ \Omega$ , assuming that RZQ is  $240\ \Omega$ .

In DDR3 SDRAM, there are two commands related to the calibration of the output driver impedance and ODT. The first calibration command, ZQ CALIBRATION LONG (ZQCL), is often used at initial power-up or when the DDR3 SDRAM is in a reset condition. This command calibrates the output driver impedance and ODT to the initial temperature and voltage condition, and compensates for any process variation due to manufacturing. If the ZQCL command is issued at initialization or reset, it takes 512 memory clock cycles to complete; otherwise, it requires 256 memory clock cycles to complete. The second calibration command, ZQ CALIBRATION SHORT (ZQCS) is used during regular operation to track any variation in temperature or voltage. The ZQCS command takes 64 memory clock cycles to complete. Use the ZQCL command any time there is more impedance error than can be corrected with a ZQCS command.




For more information about using ZQ Calibration in DDR3 SDRAM, refer to the application note by Micron, *TN-41-02 DDR3 ZQ Calibration*.

## Dynamic ODT

Dynamic ODT is a new feature in DDR3 SDRAM, and not available in DDR2 SDRAM. The Dynamic ODT feature has the ability to change the ODT setting without issuing a Mode Register Set (MRS) command. When you enable the Dynamic ODT feature, and there is no write operation, the DDR3 SDRAM is terminated to a termination setting of  $R_{TT\_NORM}$ ; when there is a write operation, the DDR3 SDRAM is terminated to a termination setting of  $R_{TT\_WR}$ . The values of  $R_{TT\_NORM}$  and  $R_{TT\_WR}$  are preset by programming the mode registers, MR1 and MR2. Figure 3 shows the behavior of ODT when Dynamic ODT is enabled.

**Figure 3. Dynamic ODT: Behavior with ODT Asserted Before and After the Write** Note (1)



**Note to Figure 3:**

(1) Source: TN-41-04 DDR3 Dynamic On-Die Termination, Micron.

In the two-DIMM DDR3 SDRAM configuration, the Dynamic ODT feature helps reduce the jitter at the module being accessed, and minimizes reflections from any secondary modules.




For more information about using the Dynamic ODT on DDR3 SDRAM, refer to the application note by Micron, *TN-41-04 DDR3 Dynamic On-Die Termination*.

## Dynamic OCT in Stratix III/IV FPGA Devices

Stratix III/IV devices support on-off dynamic series and parallel termination for a bi-directional I/O in all I/O banks. Dynamic OCT is a new feature in Stratix III/IV FPGA devices. Dynamic parallel termination is enabled only when the bi-directional I/O acts as a receiver and is disabled when it acts as a driver. Similarly, dynamic series termination is enabled only when the bi-directional I/O acts as a driver and is disabled when it acts as a receiver.

Figure 4. Dynamic OCT between Stratix III/IV FPGA Devices



This feature is useful for terminating any high-performance bi-directional path because signal integrity is optimized depending on the direction of the data. In addition, Dynamic OCT also eliminates the need for external termination resistors when used with memory devices that support ODT (such as DDR3 SDRAM), thus reducing cost and easing board layout.

However, the Dynamic OCT feature in Stratix III/IV FPGA devices is different from the Dynamic ODT feature in DDR3 SDRAM mentioned in the previous sections and these features should not be assumed to be identical.



For detailed information about the Dynamic OCT feature in the Stratix III FPGA, refer to the *Stratix III Device I/O Features* chapter in volume 1 of the *Stratix III Device Handbook*.

For detailed information about the Dynamic OCT feature in the Stratix IV FPGA, refer to the *I/O Features in Stratix IV Devices* chapter in volume 1 of the *Stratix IV Device Handbook*.

## Termination for Single DDR3 SDRAM DIMM

The following sections describe the correct way to terminate a DDR3 SDRAM memory interface together with Altera® Stratix III/IV FPGA devices.

### DDR3 SDRAM DIMM

The most common implementation of the DDR3 SDRAM memory interface is the unbuffered DIMM. Unbuffered DDR3 SDRAM DIMMs can be found in many applications, especially in personal computer (PC) applications. A DDR3 SDRAM unbuffered DIMM memory interface can be implemented in several permutations, such as single DIMM or multiple DIMMs, using either single-ranked or dual-ranked unbuffered DIMMs. In addition to the unbuffered DIMMs form factor, these termination recommendations are also valid for small-outline (SO) DIMMs and MicroDIMMs.



Table 1 outlines the different permutations of a two-slot DDR3 SDRAM memory interface and the recommended ODT settings on both the memory and controller when writing to memory.

**Table 1. DDR3 SDRAM ODT Matrix for Writes** Notes (1), (2), (3)

| Slot 1 | Slot 2 | Write To | Controller ODT (4) | Slot 1           |             | Slot 2           |             |
|--------|--------|----------|--------------------|------------------|-------------|------------------|-------------|
|        |        |          |                    | Rank 1           | Rank 2      | Rank 1           | Rank 2      |
| DR     | DR     | Slot 1   | Off                | 120 $\Omega$     | ODT off     | ODT off          | 40 $\Omega$ |
|        |        | Slot 2   | Off                | ODT off          | 40 $\Omega$ | 120 $\Omega$     | ODT off     |
| DR     | SR     | Slot 1   | Off                | 120 $\Omega$     | ODT off     | 40 $\Omega$ (5)  | —           |
|        |        | Slot 2   | Off                | ODT off          | 40 $\Omega$ | 120 $\Omega$ (5) | —           |
| SR     | DR     | Slot 1   | Off                | 120 $\Omega$ (5) | —           | ODT off          | 40 $\Omega$ |
|        |        | Slot 2   | Off                | 40 $\Omega$ (5)  | —           | 120 $\Omega$     | ODT off     |
| SR     | SR     | Slot 1   | Off                | 120 $\Omega$ (5) | —           | 40 $\Omega$ (5)  | —           |
|        |        | Slot 2   | Off                | 40 $\Omega$ (5)  | —           | 120 $\Omega$ (5) | —           |
| DR     | Empty  | Slot 1   | Off                | 120 $\Omega$     | ODT off     | —                | —           |
| Empty  | DR     | Slot 2   | Off                | —                | —           | 120 $\Omega$     | ODT off     |
| SR     | Empty  | Slot 1   | Off                | 120 $\Omega$     | —           | —                | —           |
| Empty  | SR     | Slot 2   | Off                | —                | —           | 120 $\Omega$     | —           |

**Notes to Table 1:**

- (1) SR – Single-ranked DIMM.
- (2) DR – Dual-ranked DIMM.
- (3) These recommendations are taken from the *DDR3 ODT and Dynamic ODT* session of the JEDEC DDR3 2007 Conference, Oct 3-4, San Jose, CA.
- (4) The controller in this case is the FPGA.
- (5) Dynamic ODT is required. For example, the ODT of Slot 2 is set to the lower ODT value of 40  $\Omega$  when the memory controller is writing to Slot 1, resulting in termination and thus minimizing any reflection from Slot 2. Without Dynamic ODT, Slot 2 will not be terminated.

Table 2 outlines the different permutations of a two-slot DDR3 SDRAM memory interface and the recommended ODT settings on both the memory and controller when reading from memory.

**Table 2. DDR3 SDRAM ODT Matrix for Reads** Notes (1), (2), (3)

| Slot 1 | Slot 2 | Read From | Controller OCT (4) | Slot 1      |             | Slot 2      |             |
|--------|--------|-----------|--------------------|-------------|-------------|-------------|-------------|
|        |        |           |                    | Rank 1      | Rank 2      | Rank 1      | Rank 2      |
| DR     | DR     | Slot 1    | 60 $\Omega$        | ODT off     | ODT off     | ODT off     | 40 $\Omega$ |
|        |        | Slot 2    | 60 $\Omega$        | ODT off     | 40 $\Omega$ | ODT off     | ODT off     |
| DR     | SR     | Slot 1    | 60 $\Omega$        | ODT off     | ODT off     | 40 $\Omega$ | —           |
|        |        | Slot 2    | 60 $\Omega$        | ODT off     | 40 $\Omega$ | ODT off     | —           |
| SR     | DR     | Slot 1    | 60 $\Omega$        | ODT off     | —           | ODT off     | 40 $\Omega$ |
|        |        | Slot 2    | 60 $\Omega$        | 40 $\Omega$ | —           | ODT off     | ODT off     |
| SR     | SR     | Slot 1    | 60 $\Omega$        | ODT off     | —           | 40 $\Omega$ | —           |
|        |        | Slot 2    | 60 $\Omega$        | 40 $\Omega$ | —           | ODT off     | —           |
| DR     | Empty  | Slot 1    | 60 $\Omega$        | ODT off     | ODT off     | —           | —           |
| Empty  | DR     | Slot 2    | 60 $\Omega$        | —           | —           | ODT off     | ODT off     |
| SR     | Empty  | Slot 1    | 60 $\Omega$        | ODT off     | —           | —           | —           |
| Empty  | SR     | Slot 2    | 60 $\Omega$        | —           | —           | ODT off     | —           |

**Notes to Table 2:**

- (1) SR – Single-ranked DIMM.
- (2) DR – Dual-ranked DIMM.
- (3) These recommendations are taken from the *DDR3 ODT and Dynamic ODT* session of the JEDEC DDR3 2007 Conference, Oct 3-4, San Jose, CA.
- (4) The controller in this case is the FPGA. The recommendation of 60  $\Omega$  is based on the typical motherboard trace impedance of 60  $\Omega$ . Altera recommends using a 50- $\Omega$  parallel OCT when reading from the memory.




Altera's DDR3 SDRAM ALTMEMPHY IP megafunction only supports one single-ranked DDR3 SDRAM memory design, hence this application note focuses on the single DIMM DDR3 SDRAM memory interface using a single-ranked unbuffered DIMM. It does not examine the Dynamic ODT feature on DDR3 SDRAM.

### **DQS, DQ, and DM for DDR3 SDRAM DIMM**

On a single-ranked DIMM, DQS, and DQ signals are point-to-point signals. Figure 5 shows the net structure for differential DQS and DQ signals. There is an external 15- $\Omega$  stub resistor,  $R_S$ , on each of the DQS and DQ signals soldered on the DIMM, which helps improve signal quality by dampening reflections from unused slots in a multi-DIMM configuration.

Figure 5. DQ and DQS Net Structure for 64-Bit DDR3 SDRAM Unbuffered DIMM Note (1)

**Notes to Figure 5:**


- (1) Source: PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Unbuffered DIMM Design Specification, July 2007, JEDEC Solid State Technology Association.
- (2) For clarity of the signal connections in the illustration, the same SDRAM is drawn as two separate SDRAMs.

As mentioned in “Dynamic ODT” on page 6, DDR3 SDRAM supports calibrated ODT with different ODT value settings. If the Dynamic ODT feature is not enabled, there are three possible ODT settings available for  $RTT_{NORM}$ : 40  $\Omega$ , 60  $\Omega$ , and 120  $\Omega$ . When the Dynamic ODT feature is enabled, the number of possible ODT settings available for  $RTT_{NORM}$  increases from three to five with the addition of 20  $\Omega$  and 30  $\Omega$ . Table 1 shows that the recommended ODT setting on the DDR3 SDRAM is 120  $\Omega$ . Trace impedance on the DIMM is 60  $\Omega$ , and over-terminating the DDR3 memory components on the DIMM with 120  $\Omega$  compensates for trace impedance variation on the DIMM due to manufacturing.

Figure 6 shows the write-eye diagram at the DQ0 of a DDR3 SDRAM DIMM using the 120- $\Omega$  ODT setting, driven by a Stratix III/IV FPGA using a calibrated series 50- $\Omega$  OCT setting.

---

**Figure 6. Simulated Write-Eye Diagram of a DDR3 SDRAM DIMM Using a 120- $\Omega$  ODT Setting**



When over-terminating the receiver, the mismatch between load impedance and trace impedance causes ringing at the receiver, as shown in Figure 6. When the DDR3 SDRAM ODT setting is set to 60  $\Omega$ , there is less ringing at the receiver, as seen in Figure 7.

Figure 7. Simulated Write-Eye Diagram of a DDR3 SDRAM DIMM Using a 60- $\Omega$  ODT Setting





Table 3 compares the effects of the ODT setting on the eye diagram at the DDR3 SDRAM memory (receiver) when the Stratix III/IV FPGA is writing to memory.

| <b>Table 3. Write-Eye Diagram Using Different ODT Setting</b> |                       |                       |                      |                       |
|---|-----------------------|-----------------------|----------------------|-----------------------|
|   | <b>Eye Height (V)</b> | <b>Eye Width (ps)</b> | <b>Overshoot (V)</b> | <b>Undershoot (V)</b> |
| 120- $\Omega$ ODT   | 0.84                  | 713                   | —                    | —                     |
| 60- $\Omega$ ODT  | 0.73                  | 715                   | —                    | —                     |

Although both 120- $\Omega$  and 60- $\Omega$  ODT settings result in excellent signal quality and acceptable eye opening, using 120  $\Omega$  results in a larger eye height because of over-termination, yet it has a minimal effect on eye width. Because the use of 60- $\Omega$  ODT results in less ringing, the 60- $\Omega$  ODT setting is used on the remaining DDR3 SDRAM DIMM testing featured in this document. The measured write-eye diagram using Altera's Stratix III/IV memory board is shown in [Figure 8](#).

**Figure 8. Measured Write-Eye Diagram of a DDR3 SDRAM DIMM Using the 60- $\Omega$  ODT Setting**




The measured eye diagram correlates well with the simulation. The faint line in the middle of the eye diagram is the effect of the refresh operation during a regular operation. Because these simulations and measurements are based on a narrow set of constraints, you must perform your own board-level simulation to ensure that the chosen ODT setting is right for your setup.

### **Memory Clocks for DDR3 SDRAM DIMM**

For the DDR3 SDRAM unbuffered DIMM, memory clocks are already terminated on the DIMM, so you do not need to place any termination on your board. [Figure 9](#) shows the net structure for the memory clocks and the location of the termination resistors,  $R_{TT}$ . The value of  $R_{TT}$  is 36  $\Omega$ , which results in an equivalent differential termination value of 72  $\Omega$ . On

the DDR3 SDRAM DIMM, there is also a compensation capacitor,  $C_{COMP}$  of 2.2 pF, placed between the differential memory clocks to improve signal quality.

**Figure 9. Clock Net Structure for a 64-Bit DDR3 SDRAM Unbuffered DIMM Note (1)**



**Note to Figure 9:**

- (1) Source: PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Unbuffered DIMM Design Specification, July 2007, JEDEC Solid State Technology Association.

From Figure 9, you can see that the DDR3 SDRAM clocks are routed in a fly-by topology, as mentioned in “Write and Read Leveling” on page 2, resulting in the need for write-and-read leveling. Figure 10 shows the HyperLynx simulation of the differential clock seen at the first and last DDR3 SDRAM component on the unbuffered DIMM using the 50-Ω OCT setting on the output driver of the Stratix III/IV FPGA.


**Figure 10. Differential Memory Clock of a DDR3 SDRAM DIMM at the First and Last Component on the DIMM**


Figure 10 shows that the memory clock seen at the first DDR3 SDRAM component (the yellow signal) leads the memory clock seen at the last DDR3 SDRAM component (the green signal) by 1.3 ns, which is about  $0.69 t_{CK}$  for a 533 MHz operation.

### **Commands and Addresses for DDR3 SDRAM DIMM**

Similar to memory clock signals, the command and address signals are also terminated on the DIMM, so you do not need to place any termination on your board. Figure 11 shows the net structure for the command and address signals and the location of the termination resistor,  $R_{TT}$ , which has an  $R_{TT}$  value of  $39 \Omega$ .



**Figure 11. Command and Address Net Structure for a 64-Bit DDR3 SDRAM Unbuffered DIMM Note (1)**




**Note to Figure 11:**

- (1) Source: PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Unbuffered DIMM Design Specification, July 2007, JEDEC Solid State Technology Association.

In Figure 11, you can see that the DDR3 SDRAM command and address signals are routed in a fly-by topology, as mentioned in “Write and Read Leveling” on page 2, resulting in the need for write-and-read leveling.

Figure 12 shows the HyperLynx simulation of the command and address signal seen at the first and last DDR3 SDRAM component on the unbuffered DIMM, using a 25-Ω OCT setting on the output driver of the Stratix III/IV FPGA.

**Figure 12. Command and Address Eye Diagram of a DDR3 SDRAM DIMM at the First and Last DDR3 SDRAM Component at 533 MHz Note (1)**



**Note to Figure 12:**

- (1) The command/address simulation is performed using a bit period of 1.875 ns.

Figure 12 shows that the command and address signal seen at the first DDR3 SDRAM component (the green signal) leads the command and address signals seen at the last DDR3 SDRAM component (the red signal) by 1.2 ns, which is  $0.64 t_{CK}$  for a 533-MHz operation.

## Stratix III/IV FPGA

The following sections review termination used on the single-ranked single DDR3 SDRAM DIMM memory interface side and investigate the use of different termination features available in Stratix III/IV FPGA devices to achieve optimum signal integrity for your DDR3 SDRAM memory interface.

### *DQS, DQ, and DM for Stratix III/IV FPGA*

As mentioned in “Dynamic OCT in Stratix III/IV FPGA Devices” on page 7, Stratix III/IV FPGAs support the Dynamic OCT feature, which switches from series termination to parallel termination depending on the mode of the I/O buffer. Because DQS and DQ are bi-directional signals, DQS and DQ can be both transmitters and receivers. “DQS, DQ, and DM for DDR3 SDRAM DIMM” on page 10 describes the signal quality of DQ, DQS, and DM when the Stratix III/IV FPGA device is the transmitter with the I/O buffer set to a 50- $\Omega$  series termination. This section details the condition when the Stratix III/IV FPGA device is the receiver, the Stratix III/IV I/O buffer is set to a 50- $\Omega$  parallel termination, and the memory is the transmitter. DM is a unidirectional signal, so the DDR3 SDRAM device is always the receiver. Refer to “DQS, DQ, and DM for DDR3 SDRAM DIMM” on page 10 for receiver termination recommendations and transmitter output drive strength settings.

Figure 13 illustrates the DDR3 SDRAM memory interface when the Stratix III/IV FPGA device is reading from the DDR3 SDRAM using a 50- $\Omega$  parallel OCT termination on the Stratix III/IV FPGA device, and the DDR3 SDRAM driver output impedance is set to 34  $\Omega$ .

**Figure 13. DDR3 SDRAM Device Driving the Stratix III/IV FPGA Device with Parallel 50-Ω OCT Turned On**





Figure 14 shows the simulation of a read from the DDR3 SDRAM DIMM with a 50-Ω parallel OCT setting on the Stratix III/IV FPGA device.

**Figure 14. Read-Eye Diagram of a DDR3 SDRAM DIMM at the Stratix III/IV FPGA Using a Parallel 50-Ω OCT Setting**



Use of the Stratix III/IV parallel 50-Ω OCT feature matches receiver impedance with the transmission line characteristic impedance. This eliminates any reflection that causes ringing, and results in a clean eye diagram at the Stratix III/IV FPGA.

### ***Memory Clocks for Stratix III/IV FPGA***

Memory clocks are unidirectional signals. Refer to “[Memory Clocks for DDR3 SDRAM DIMM](#)” on page 14 for receiver termination recommendations and transmitter output drive strength settings.

### ***Commands and Addresses for Stratix III/IV FPGA***

Commands and addresses are unidirectional signals. Refer to “[Commands and Addresses for DDR3 SDRAM DIMM](#)” on page 16 for receiver termination recommendations and transmitter output drive strength settings.

### **Summary**

This section discusses terminations used for implementing the DDR3 SDRAM memory interface using the single-ranked, single unbuffered DIMM. Terminations for unidirectional signals, such as memory clocks and addresses and commands, are placed on the DIMM, thus eliminating the need to place terminations on the board. In addition, using the ODT feature on the DDR3 SDRAM and the Dynamic OCT feature of Stratix III/IV FPGA devices completely eliminates any external termination resistors, thus simplifying the layout for the DDR3 SDRAM memory interface when compared to that of the DDR2 SDRAM memory interface.

## **Termination for DDR3 SDRAM Devices**

In addition to using DDR3 SDRAM DIMM to implement your DDR3 SDRAM memory interface, you can also use DDR3 SDRAM devices. Using these devices does not offer as much flexibility as using a DIMM because the devices are soldered onto the PCB and are not easily changeable in the event of a memory failure. However, for applications that have limited board real estate, using DDR3 SDRAM devices reduces the need for a DIMM connector and places devices closer, resulting in denser layouts.

### **DDR3 SDRAM Devices**


The DDR3 SDRAM unbuffered DIMM is laid out to the JEDEC specification. The JEDEC specification is usually available from either the JEDEC Organization website ([www.JEDEC.org](http://www.JEDEC.org)) or from the memory vendors. However, when you are designing the DDR3 SDRAM memory interface using discrete SDRAM devices, you may desire a layout scheme that is different than the DIMM specification. For example, the DDR3 DIMM uses a fly-by topology for the memory clocks, resulting in the need for write leveling. You can choose to lay out your memory clocks using the DDR2 SDRAM topology, which uses a balanced (symmetrical)

topology. However, using this topology will result in unwanted stubs on the command, address, and clock, which degrades signal integrity and limits the performance of the DDR3 SDRAM memory interface.

### ***DQS, DQ, and DM for DDR3 SDRAM Devices***

When you are laying out the DDR3 SDRAM memory interface using Stratix III/IV devices, you do not need to include the 15-Ω stub series resistor that is on every DQS, DQ, and DM signal, because DQS, DQ, and DM are point-to-point connections. Therefore, the recommended DQS, DQ, and DM topology appears as shown in [Figure 15](#) when the Stratix III/IV FPGA is writing to the DDR3 SDRAM memory.


**Figure 15. Stratix III/IV FPGA Writing to a DDR3 SDRAM Device**



When you are using DDR3 SDRAM devices, there are no DIMM connectors. This minimizes any impedance discontinuity, resulting in better signal integrity. Figure 16 shows the simulated write-eye diagram at the DQ0 of a DDR3 SDRAM device using the 120- $\Omega$  ODT setting, and driven by a Stratix III/IV FPGA using a calibrated series 50- $\Omega$  OCT setting.


---

**Figure 16. Write-Eye Diagram of a DDR3 SDRAM Device Using a 120- $\Omega$  ODT Setting**



Similarly, [Figure 17](#) shows the simulated write-eye diagram at the DQ0 of a DDR3 SDRAM device using the 60- $\Omega$  ODT setting, and driven by a Stratix III/IV FPGA using a calibrated series 50- $\Omega$  OCT setting.

**Figure 17. Write-Eye Diagram of a DDR3 SDRAM Device Using a 60- $\Omega$  ODT Setting**



[Table 4](#) compares the effects of the series stub resistor on the eye diagram at the DDR3 SDRAM memory (receiver) when the Stratix III/IV FPGA is writing to memory.


|                                 | Eye Height (V) | Eye Width (ps) | Overshoot (V) | Undershoot (V) |
|---------------------------------|----------------|----------------|---------------|----------------|
| 120- $\Omega$ ODT with $R_S$    | 0.84           | 713            | —             | —              |
| 60- $\Omega$ ODT with $R_S$     | 0.73           | 715            | —             | —              |
| 120- $\Omega$ ODT without $R_S$ | 0.95           | 734            | —             | —              |
| 60- $\Omega$ ODT without $R_S$  | 0.83           | 737            | —             | —              |

Without the 15- $\Omega$  stub series resistor to dampen the signal arriving at the receiver of the DDR3 SDRAM device, the signal at the receiver of that device is larger than the signal at the receiver of a DIMM ([Figure 6](#) and [Figure 7](#)).

### Memory Clocks for DDR3 SDRAM Devices

When you use DDR3 SDRAM devices, you must account for the compensation capacitor and differential termination resistor between the differential memory clocks of the DIMM. Figure 18 shows the HyperLynx simulation of the differential clock seen at the first and last DDR3 SDRAM component using a flyby topology on a board, without the 2.2 pF compensation capacitor using the 50- $\Omega$  OCT setting on the output driver of the Stratix III/IV FPGA.


**Figure 18. Differential Memory Clock of a DDR3 SDRAM Device without the Compensation Capacitor at the First and Last Component Using a Flyby Topology on a Board**



Without the compensation capacitor, the memory clocks (the yellow signal) at the first component have significant ringing, whereas, with the compensation capacitor the ringing is damped. Similarly, the differential termination resistor needs to be included in the design. Depending on your board stackup and layout requirements, you choose your differential termination resistor value. Figure 19 shows the HyperLynx simulation of the differential clock seen at the first and last DDR3 SDRAM component using a flyby topology on a board, and terminated with 100  $\Omega$  instead of the 72  $\Omega$  used in the DIMM.



**Figure 19. Differential Memory Clock of a DDR3 SDRAM DIMM Terminated with  $100\ \Omega$  at the First and Last Component Using a Flyby Topology on a Board**



Terminating with  $100\ \Omega$  instead of  $72\ \Omega$  results in a slight reduction in peak-to-peak amplitude. To simplify your design, use the terminations outlined in the JEDEC specification for unbuffered DDR3 SDRAM DIMM as your guide and perform simulation to ensure that the unbuffered DDR3 SDRAM DIMM terminations provide you with optimum signal quality.

In addition to choosing the value of the differential termination, you must consider the trace length of the memory clocks. There is no specification on the flight-time skew between the first and last component when designing with DDR3 SDRAM devices on your board. Altera's DDR3 ALTMEMPHY megafunction currently supports a flight-time skew of no more than  $1\ t_{CK}$ . If you use Altera's DDR3 ALTMEMPHY megafunction to create your DDR3 SDRAM memory interface, ensure that the flight-time skew of your memory clocks is not more than  $1\ t_{CK}$ .




Refer to “[Layout Considerations](#)” on page 29 for more information about layout guidelines for DDR3 devices.

### Commands and Addresses for DDR3 SDRAM Devices

As with memory clock signals, you must account for the termination resistor on the command and address signals when you use DDR3 SDRAM devices. Choose your termination resistor value depending on your board stackup and layout requirements. Figure 20 shows the HyperLynx simulation of the command and address seen at the first and last DDR3 SDRAM component using a flyby topology on a board terminated with  $60\ \Omega$  instead of the  $39\ \Omega$  used in the DIMM.

**Figure 20. Command and Address Eye Diagram of a DDR3 SDRAM Device Using Flyby Topology on a Board at the First and Last DDR3 SDRAM Component at 533 MHz, Terminated with  $60\ \Omega$**



Terminating with  $60\ \Omega$  instead of  $39\ \Omega$  results in eye closure in the signal at the first component (the green signal), while there is no effect on the signal at the last component (the red signal). To simplify your design with discrete DDR3 SDRAM devices, use the terminations outlined in the JEDEC specification for unbuffered DDR3 SDRAM DIMM as your guide, and perform simulation to ensure that the unbuffered DDR3 SDRAM DIMM terminations provide you with the optimum signal quality.

As with memory clocks, you must consider the trace length of the command and address signals so that they match the flight-time skew of the memory clocks.

## Stratix III/IV FPGA

The following sections describe termination used on the DDR3 SDRAM device memory interface side and investigate using the different termination features available in Stratix III/IV FPGA devices so you can achieve optimum signal integrity for your DDR3 SDRAM memory interface.

### *DQS, DQ, and DM Termination for Stratix III/IV FPGA*

Similar to the scenario highlighted in “DQS, DQ, and DM for Stratix III/IV FPGA” on page 18, the Stratix III/IV FPGA device is the receiver, the Stratix III/IV I/O buffer is set to a 50- $\Omega$  parallel termination, and the memory is the transmitter. The difference between the setup in “DQS, DQ, and DM for Stratix III/IV FPGA” on page 18 and the setup in this section is that there is no series stub resistor on the DQS, DQ, and DM signals. DM is a unidirectional signal, so the DDR3 SDRAM device is always the receiver. Refer to “DQS, DQ, and DM for DDR3 SDRAM Devices” on page 21 for receiver termination recommendations and transmitter output drive strength settings.

Figure 21 illustrates the DDR3 SDRAM memory interface when the Stratix III/IV FPGA device is reading from the DDR3 SDRAM using a 50- $\Omega$  parallel OCT termination on the Stratix III/IV FPGA device and the DDR3 SDRAM driver output impedance is set to 34  $\Omega$  without the series stub resistor of 15  $\Omega$ .

**Figure 21. DDR3 SDRAM Device Driving the Stratix III/IV FPGA Device with Parallel 50- $\Omega$  OCT Turned On**




Figure 22 shows a simulation of a read from the DDR3 SDRAM DIMM with a 50- $\Omega$  parallel OCT setting on the Stratix III/IV FPGA device.

**Figure 22. Read-Eye Diagram of a DDR3 SDRAM Device at the Stratix III/IV FPGA Using a Parallel 50- $\Omega$  OCT Setting**




Table 5 compares the effects of the series stub resistor on the eye diagram at the Stratix III/IV FPGA (receiver) when the Stratix III/IV FPGA is reading from the memory.

|               | Eye Height (V) | Eye Width (ps) | Overshoot (V) | Undershoot (V) |
|---------------|----------------|----------------|---------------|----------------|
| With $R_S$    | 0.70           | 685            | —             | —              |
| Without $R_S$ | 0.73           | 724            | —             | —              |

Without the 15- $\Omega$  stub series resistor to dampen the signal, the signal at the receiver of the Stratix III/IV FPGA driven by the DDR3 SDRAM discrete device will be larger than the signal at the receiver of the Stratix III/IV FPGA driven by DDR3 SDRAM DIMM (Figure 13), and similar to the write-eye diagram in “DQS, DQ, and DM for DDR3 SDRAM Devices” on page 21.

### ***Memory Clocks Termination for Stratix III/IV FPGA***

Memory clocks are unidirectional signals. Refer to “[Memory Clocks for DDR3 SDRAM Devices](#)” on page 24 for receiver termination recommendations and transmitter output drive strength settings.

### ***Command and Address Termination for Stratix III/IV FPGA***

Commands and addresses are unidirectional signals. Refer to “[Commands and Addresses for DDR3 SDRAM Devices](#)” on page 26 for receiver termination recommendations and transmitter output drive strength setting.

### **Summary**

This section discusses terminations used to achieve optimum performance for designing the DDR3 SDRAM memory interface using discrete DDR3 SDRAM devices. Though you must include termination for unidirectional signals, the overall layout for the DDR3 SDRAM memory interface using discrete DDR3 SDRAM devices is easier compared to DDR2 SDRAM memory interfaces using discrete DDR2 SDRAM devices, because of the fly-by daisy chain topology. To simplify your design processes, utilize the DDR3 SDRAM unbuffered DIMM specification provided by JEDEC as your guideline, because the trace length and termination values used in the DIMM configuration provide excellent signal quality.

## **Layout Considerations**

This section discusses general layout guidelines for designing your DDR3 SDRAM memory interface. These layout guidelines help you plan your board layout, but are not meant as strict rules that must be adhered to. Altera recommends that you perform your own board-level simulations to ensure that the layout you choose for your board will allow you to achieve your desired performance.



Altera’s DDR3 SDRAM ALTMEMPHY IP megafunction only supports single-ranked DDR3 SDRAM memory designs. In DDR3 SDRAM, the addresses, commands, and clocks are routed using daisy chain topology to every device. A single-rank, Altera-supported DDR3 SDRAM design can only have one memory clock pair. Dual-ranked DDR3 SDRAM unbuffered DIMMs have only one set of address and command signals, but there are two sets of memory clock pairs: one memory clock pair is routed to the front of the DIMM, and the other memory clock pair is routed to the back of the DIMM. Using dual-ranked DDR3 SDRAM unbuffered DIMMs is not verified or warranted by Altera.

## Trace Impedance

The layout of single-ended signal traces are to be 50  $\Omega$  and the differential signal traces are to be 100  $\Omega$  with a  $\pm 10\%$  tolerance. Remove unused via pads as these cause unwanted capacitance.

## Decoupling

To minimize inductance, use 0.1  $\mu\text{F}$  in 0402 size or smaller capacitors. Keep  $V_{\text{TT}}$  voltage decoupling is close to the DDR3 SDRAM devices and pull-up resistors. Connect decoupling capacitors between  $V_{\text{TT}}$  and ground using a 0.1  $\mu\text{F}$  capacitor for every other  $V_{\text{TT}}$  pin. For  $V_{\text{DD}}$  and  $V_{\text{DDQ}}$ , use 0.1  $\mu\text{F}$  and 0.01  $\mu\text{F}$  capacitors for every  $V_{\text{DD}}$  and  $V_{\text{DDQ}}$  pin.

## Power

Route the ground, 1.5 V, and 0.75 V as planes. Route  $V_{\text{CCIO}}$  for memories in a single-split plane with at least a 20-mil (0.508 mm) gap of separation. Route  $V_{\text{TT}}$  as islands or 250-mil (6.35 mm) power traces. Route oscillators and PLL power as islands or 100-mil (2.54 mm) power traces.

## General Routing Guidelines

Route using 45° angles and *not* 90° corners. Do not route critical signals across split planes. Route over appropriate  $V_{\text{CC}}$  and ground planes. Avoid routing memory signals closer than 25-mil (0.635 mm) to the memory clocks. Keep the signal routing layers close to ground and power planes.

## Clock Routing Guidelines

Route clocks on inner layers with outer-layer run lengths held to under 500 mils (12.7 mm).

- 10-mil spacing for parallel runs < 0.5 inches (2 $\times$  trace-to-plane distance)
- 15-mil spacing for parallel runs between 0.5 and 1.0 inches (3 $\times$  trace-to-plane distance)
- 20-mil spacing for parallel runs between 1 and 6 inches (4 $\times$  trace-to-plane distance)

Clocks must maintain length matching between clock pairs of  $\pm 25$  mils (0.635 mm). Differential clocks need to maintain length matching between positive and negative signals of  $\pm 10$  mils (0.254 mm), routed in parallel. The space between differential pairs must be at least 2 $\times$  the trace width of the differential pair to minimize loss and maximize interconnect density. The maximum length from the first SDRAM to the last SDRAM

must be no more than 6 inches (approximately 153 mm), which is the same maximum length for clocks specified by JEDEC for unbuffered DIMM. This maximum clock-length specification is only valid for unbuffered DIMM. For other DIMM configurations, check the necessary JEDEC specifications, as the maximum clock length may be different. For example, JEDEC specifies the maximum clock length for SODIMM to be 6.5 inches (approximately 166 mm).

For example, differential clocks must be routed differentially (5 mil trace width, 10-15 mil space on centers, and equal in length to signals in the Address/Command Group). Take care with the via pattern used for clock traces. To avoid transmission-line-to-via mismatches, Altera recommends that your clock via pattern be a Ground-Signal-Signal-Ground (GSSG) topology (via topology: GND | CLKP | CLKN | GND).

### ***Address and Command Routing Guidelines***

Similar to the clock signals in DDR3, address and command signals are routed in a daisy chain topology from the first SDRAM to the last SDRAM. The maximum length from the first DRAM to the last SDRAM must be no more than 6 inches (approximately 153 mm), which is the same maximum length for clocks specified by JEDEC for unbuffered DIMMs. Ensure that each net maintains the same consecutive order. Unbuffered DIMMs are more susceptible to crosstalk and are generally noisier than buffered DIMMs. Route unbuffered DIMMs on a different layer than DQ and DM, and with greater spacing. Do not route differential clock and clock enable signals close to address signals. Route all addresses and commands to match the clock signals to within  $\pm 125$  mils ( $\pm 3.175$  mm) to each discrete memory component.

### ***DQ, DQS, and DM Routing Guidelines***

All signals within a given Byte Lane Group must be matched in length with a maximum deviation of  $\pm 50$  mils ( $\pm 1.27$  mm). Keep the maximum Byte Lane Group-to-Byte Lane Group matched length deviation to  $\pm 150$  ps or  $\pm 0.8$  inches ( $\pm 20$  mm). Ensure that the consecutive SDRAM-to-SDRAM byte lane length is not increased in length equal to the respective Add/Cmd/Clk delay  $\pm 25$  ps (0.125 inch).

Maintain all other signals to a spacing that is based on its parallelism with other nets:

- 5 mils for parallel runs < 0.5 inches (approximately 1× spacing relative to plane distance)
- 10 mils for parallel runs between 0.5 and 1.0 inches (approximately 2× spacing relative to plane distance)
- 15 mils for parallel runs between 1.0 and 6.0 inches (approximately 3× spacing relative to plane distance)

### ***Termination***

As shown in the previous sections, use the combination of DDR3 SDRAM ODT and Stratix III/IV Dynamic OCT for DQS, DQS#, DQ, and DM. This reduces the need for external termination, and thus reduces both BOM cost and PCB size.

When using DIMMs, you have no concerns about terminations on memory clocks, addresses, and commands. If you are using devices, use an external parallel termination of  $40\ \Omega$  to  $V_{TT}$  at the end of the fly-by daisy chain topology on the addresses and commands. For memory clocks, use an external parallel termination of  $75\ \Omega$  differential at the end of the fly-by daisy chain topology on the memory clocks. Using fly-by daisy chain topology helps reduce any stub reflection. Keep the length of the traces to the termination to within 0.5 inch (14 mm). Use resistors with tolerances of 1 to 2%.

## **Conclusion**

By using the new features of DDR3 SDRAM memory and the Stratix III/IV FPGA, you simplify your design process for DDR3 SDRAM. Using the fly-by daisy chain topology increases the complexity of the datapath and controller design to achieve leveling, but also greatly improves performance and eases board layout for DDR3 SDRAM. Finally, by using the Stratix III/IV FPGA and Altera's DDR3 SDRAM ALTMEMPHY megafunction, you simplify the datapath design and take advantage of higher DDR3 SDRAM performance and straightforward board design.



## Referenced Documents

This application note references the following documents:

- *Consumer Electronics are Changing the Face of DRAMs*, Jody Defazio, Chip Design Magazine, June 29, 2007
- *DDR3 ODT and Dynamic ODT*, JEDEC DDR3 2007 Conference, Oct 3-4, San Jose, CA.
- *External Memory Interfaces in Stratix III Devices* chapter in volume 1 of the *Stratix III Device Handbook*
- *External Memory Interfaces in Stratix IV Devices* chapter in volume 1 of the *Stratix IV Device Handbook*
- *I/O Features in Stratix IV Devices* chapter in volume 1 of the *Stratix IV Device Handbook*
- JEDEC Organization ([www.JEDEC.org](http://www.JEDEC.org))
- *PC3-6400/PC3-8500/PC3-10600/PC3-12800 DDR3 SDRAM Unbuffered DIMM Design Specification*, July 2007, JEDEC Solid State Technology Association
- *Stratix III Device I/O Features* chapter in volume 1 of the *Stratix III Device Handbook*
- *TN-41-02 DDR3 ZQ Calibration*, Micron
- *TN-41-04 DDR3 Dynamic On-Die Termination*, Micron

## Other Documents

The following documents provide additional information about layout guidelines and improving the signal integrity of your system:

- *AN 436: Design Guidelines for Implementing DDR3 SDRAM Interfaces in Stratix III Devices*
- *Circuits Interconnects, and Packaging for VLSI*, H.B. Bakoglu, Addison Wesley, 1990.
- *Handbook of Digital Techniques for High-Speed Design*, Tom Granberg, Prentice Hall Modern Semiconductor Design Series, 2004.
- *High-Speed Digital Design – A Handbook of Black Magic*, Howard Johnson and Martin Graham, Prentice Hall, 1993.
- *JEDEC Standard Publication JESD8-15A, Stub Series Termination Logic for 1.8V (SSTL-18)*, JEDEC Solid State Technology Association.
- *Signal Integrity – Simplified*, Eric Bogatin, Prentice Hall Modern Semiconductor Design Series, 2004.
- *Termination Placement in PCB Design: How Much Does it Matter?* Doug Brooks, UltraCAD Design Inc.

## Document Revision History

Table 6 shows the revision history for this application note.

| <i>Table 6. Document Revision History</i> |                  |                    |
|---|------------------|--------------------|
| Date and Document Version                 | Changes Made     | Summary of Changes |
| June 2008, v1.0                           | Initial release. | —                  |



101 Innovation Drive  
San Jose, CA 95134  
[www.altera.com](http://www.altera.com)  
Technical Support:  
[www.altera.com/support](http://www.altera.com/support)  
Literature Services:  
[literature@altera.com](mailto:literature@altera.com)

Copyright © 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001