

System Console - Transceiver Link: XCVR_Channel

File Tools Help

System Explorer

- connections
 - DES Standard on localhost (USB-1)
 - SSGXEA7H(112|2ES|3|3ES)...@1#USB-1#DES Stan
 - (110:132 v1 #0)
 - phy_0
 - master
 - (110:0 v6 #0)
 - DES Standard direct (68feb7d9080001)
 - SSGXEA7H(112|2ES|3|3ES)...@1#USB-1#DES Stan
 - (110:132 v1 #0)
 - phy_0
 - master
 - (110:0 v6 #0)
- designs
 - low_latency_rrz_transmitter.qpf
 - low_latency_rrz_transmitter.ydi
 - signaltap_0
 - low_latency_rrz_transmitter.sof
 - low_rrz_transmit_socinfo
 - master.master
 - low_rrz_transmitter.phy_mgmt
 - alt_tx_reconfig_reconfig_mgmt
 - reconfig
 - adce
 - eyeQ
 - dfc
 - analog
 - test_pattern_generator.command
 - test_pattern_generator.csr
- design_instances

Welcome to the Transceiver Toolkit | Transceiver Toolkit | Transmitter: TX_Channel | Receiver: RX_Channel | Transceiver Link: XCVR_Channel | Stopped

Basic | Advanced

Test pattern: PRBS7

Transmitter channel: TX_Channel

Transceiver

Channel address: N/A

Data rate: N/A

PLL ref&k freq: N/A

TX/CMU PLL status: N/A

Reconfig

Channel address: 0

VOD control: 0

Pre-emphasis 1st post tap: 0

Pre-emphasis pre-tap: -15

Pre-emphasis 2nd post tap: -15

Generator

Preamble word: 0

Number of preamble beats: 0

Use preamble upon start

Receiver channel: RX_Channel

Transceiver

Channel address: N/A

Data rate: N/A

PLL ref&k freq: N/A

RX CDR PLL status: N/A

RX CDR data status: N/A

Reconfig

Channel address: 0

DC gain: 0

AEQ mode: off

Equalization control: 0

DFE 1st tap value: off

DFE 2nd tap value: -7

Start | Stop | Inject Error | Reset | Serial loopback

Messages

- Set auto usercode to make this design automatically link
- Finished discovering USB connections
- Executing startup script C:\altera\12.0\quartus\sopc_builder\system_console_macros\system_console_rc.td
- C:\Users\Ashraf\system_console\scripts is missing.
- Set auto usercode to make this design automatically link
- Finished discovering JTAG connections
- Finished discovering USB connections
- Finished discovering JTAG connections

Tcl Console

To shift arbitrary instruction register and data register values to instantiated system level debug (SLD) nodes

In addition, the directory <QuartusII Dir>/sopc_builder/system_console_macros contains Tcl files that provide miscellaneous utilities and examples of how to access the functionality provided. You can include those macros in your scripts by issuing Tcl source commands.

/design_instances/transceiver_debug_link/XCVR_Channel

System Console - Transceiver Toolkit

File Tools Help

System Explorer

- connections
 - DES Standard on localhost (USB-1)
 - SSGXEA7H(112|2ES|3|3ES)...@1#USB-1#DES Stan
 - (110:132 v1 #0)
 - phy_0
 - master
 - (110:0 v6 #0)
 - DES Standard direct (68feb7d9080001)
 - SSGXEA7H(112|2ES|3|3ES)...@1#USB-1#DES Stan
 - (110:132 v1 #0)
 - phy_0
 - master
 - (110:0 v6 #0)
 - designs
 - low_latency_rrz_transmitter.qpf
 - low_latency_rrz_transmitter.ydi
 - signaltap_0
 - low_latency_rrz_transmitter.sof
 - low_rrz_transmit_socinfo
 - master.master
 - low_rrz_transmitter.phy_mgmt
 - alt_tx_reconfig_reconfig_mgmt
 - reconfig
 - adce
 - eyeQ
 - dfc
 - analog
 - test_pattern_generator.command
 - test_pattern_generator.csr
 - design_instances

Welcome to the Transceiver Toolkit | Transceiver Toolkit |

Transmitter Channels | Receiver Channels | Transceiver Links

Transceiver link alias: XCVR_Channel

Transmitter channel: TX_Channel : /design_instances/transceiver_channel_tx/TX_Channel

Receiver channel: RX_Channel : /design_instances/transceiver_channel_rx/RX_Channel

Create Transceiver Link

| Transceiver Link Alias | Transceiver Link Path | Transmitter Channel (Alias : Path) | Receiver Channel (Alias : Path) |
|------------------------|--|--|--|
| XCVR_Channel | ...instances/transceiver_debug_link/XCVR_Channel | TX_Channel : /design_instances/transceiver_ch... | RX_Channel : /design_instances/transceiver_ch... |

Delete Transceiver Link | Control Transceiver Link | Transceiver Auto Sweep | Transceiver EyeQ

Messages

- Set auto usercode to make this design automatically link
- Finished discovering USB connections
- Executing startup script C:\altera\12.0\quartus\sopc_builder\system_console_macros\system_console_rc.td
- C:\Users\Ashraf\system_console\scripts is missing.
- Set auto usercode to make this design automatically link
- Finished discovering JTAG connections
- Finished discovering USB connections
- Finished discovering JTAG connections

Tcl Console

To shift arbitrary instruction register and data register values to instantiated system level debug (SLD) nodes

In addition, the directory <QuartusII Dir>/sopc_builder/system_console_macros contains Tcl files that provide miscellaneous utilities and examples of how to access the functionality provided. You can include those macros in your scripts by issuing Tcl source commands.

/devices/SSGXEA7H(112|2ES|3|3ES)...@1#USB-1#DES Standard

System Console - Transmitter: TX_Channel

File Tools Help

System Explorer

- connections
 - DES Standard on localhost (USB-1)
 - 5SGXEA7H(112)ZES(3)JES)...@1
 - (110:132 v1 #0)
 - phy_0
 - master
 - (110:0 v6 #0)
 - DES Standard direct (68feb7d9080001)
 - 5SGXEA7H(112)ZES(3)JES)...@1#USB-1#DES Standard
- devices
 - 5SGXEA7H(112)ZES(3)JES)...@1#USB-1#DES Standard
- designs
 - low_latency_rrz_transmitter.qpf
 - low_latency_rrz_transmitter.jdi
 - signaltap_0
 - low_latency_rrz_transmitter.sof
 - low_rrz_transmit.sopcinfo
 - master.master
 - low_rrz_transmitter.phy_mgmt
 - alt_bx_reconfig_reconfig_mgmt
 - reconfig
 - adce
 - eyeQ
 - dfe
 - analog
 - test_pattern_generator.command
 - test_pattern_generator.csr
- design_instances

Welcome to the Transceiver Toolkit | Transceiver Toolkit | Transmitter: TX_Channel

Basic

Test pattern: PRBS7

Transmitter channel: TX_Channel

Transceiver

- Channel address: N/A
- Data rate: N/A
- PLL refclk freq: N/A
- TX/CMU PLL status: N/A

Reconfig

- Channel address: 0
- VOD control: 0
- Pre-emphasis 1st post tap: 0
- Pre-emphasis pre-tap: -15
- Pre-emphasis 2nd post tap: -15

Generator

- Preamble word: 0
- Number of preamble beats: 0
- Use preamble upon start

Start Stop Inject Error

Messages

- Set auto usercode to make this design automatically link
- Finished discovering USB connections
- Executing startup script C:\altera\12.0\quartus\sopc_builder\system_console_macros\system_console_rc.td
- C:\Users\Adhva\system_console\scripts is missing.
- Set auto usercode to make this design automatically link
- Finished discovering JTAG connections
- Finished discovering USB connections
- Finished discovering JTAG connections

Tcl Console

* To shift arbitrary instruction register and data register values to instantiated system level debug (SLD) nodes

In addition, the directory <QuartusII Dir>/sopc_builder/system_console_macros contains Tcl files that provide miscellaneous utilities and examples of how to access the functionality provided. You can include those macros in your scripts by issuing Tcl source commands.

/devices/5SGXEA7H(112)ZES(3)JES)...@1#USB-1#DES Standard

System Console - Transceiver Toolkit

File Tools Help

System Explorer

- connections
 - DES Standard on localhost (USB-1)
 - 5SGXEA7H(112)ZES(3)JES)...@1
 - (110:132 v1 #0)
 - phy_0
 - master
 - (110:0 v6 #0)
 - DES Standard direct (68feb7d9080001)
 - 5SGXEA7H(112)ZES(3)JES)...@1#USB-1#DES Standard
 - devices
 - 5SGXEA7H(112)ZES(3)JES)...@1#USB-1#DES Standard
 - designs
 - low_latency_rrz_transmitter.qpf
 - low_latency_rrz_transmitter.jdi
 - signaltap_0
 - low_latency_rrz_transmitter.sof
 - low_rrz_transmit.sopcinfo
 - master.master
 - low_rrz_transmitter.phy_mgmt
 - alt_bx_reconfig_reconfig_mgmt
 - reconfig
 - adce
 - eyeQ
 - dfe
 - analog
 - test_pattern_generator.command
 - test_pattern_generator.csr
 - design_instances

Welcome to the Transceiver Toolkit | Transceiver Toolkit

Transmitter Channels | Receiver Channels | Transceiver Links

Transmitter alias: TX_Channel

Generator path: <None>

Transceiver path: <None>

Reconfig path: ...[JES]...@1#USB-1#DES Standard/(files)/low_latency_rrz_transmitter.qpf/low_rrz_transmit.sopcinfo/master.master/alt_bx_reconfig_reconfig_mgmt/reconfig/analog/driver | 0

Create Transmitter Channel

| Transmitter Alias | Transmitter Path | Generator Path | Transceiver (Path : Address) | Reconfig (Path : Address) |
|-------------------|---|----------------|------------------------------|--|
| TX_Channel | ...s/transceiver_channel_tx/TX_Channel <None> | <None> | <None> | ...onfig_mgmt/reconfig/analog/driver 0 |

Delete Transmitter Channel Control Transmitter Channel

Messages

 - Set auto usercode to make this design automatically link
 - Finished discovering USB connections
 - Executing startup script C:\altera\12.0\quartus\sopc_builder\system_console_macros\system_console_rc.td
 - C:\Users\Adhva\system_console\scripts is missing.
 - Set auto usercode to make this design automatically link
 - Finished discovering JTAG connections
 - Finished discovering USB connections
 - Finished discovering JTAG connections

Tcl Console

* To shift arbitrary instruction register and data register values to instantiated system level debug (SLD) nodes

In addition, the directory <QuartusII Dir>/sopc_builder/system_console_macros contains Tcl files that provide miscellaneous utilities and examples of how to access the functionality provided. You can include those macros in your scripts by issuing Tcl source commands.

/devices/5SGXEA7H(112)ZES(3)JES)...@1#USB-1#DES Standard



System Console - Transceiver Toolkit

File Tools Help

System Explorer

- connections
 - DES Standard on localhost (USB-1)
 - SSGNEA7(1|2|3ES)@1
 - (110:132 v1 #0)
 - phy_0
 - master
 - (110:0 v6 #0)
 - DES Standard direct (68Feb7d8080001)
 - SSGNEA7(1|2|3ES)@1#USB-1#DES Star
 - designs
 - low_latency_nrz_transmitter.qpf
 - low_latency_nrz_transmitter.jdi
 - signals_tap_0
 - low_latency_nrz_transmitter.sof
 - low_nrz_transmit.sopcinfo
 - master_master
 - low_nrz_transmitter.phy_mgmt
 - alt_bx_reconfig.reconfig_mgmt
 - reconfig
 - adce
 - eyeQ
 - dfe
 - analog
 - test_pattern_generator.command
 - test_pattern_generator.csr
 - design_instances

Welcome to the Transceiver Toolkit Transceiver Toolkit

Transmitter Channels Receiver Channels Transceiver Links

Receiver alias: RX_Channel

Checker path: <None>

Transceiver path: <None>

Reconfig path: ...[3ES]@1#USB-1#DES Standard/(Res)/low_latency_nrz_transmitter.qpf/low_nrz_transmit.sopcinfo/master_master/alt_bx_reconfig.reconfig_mgmt/reconfig/analog/driver 0

Create Receiver Channel

| Receiver Alias | Receiver Path | Checker Path | Transceiver (Path : Address) | Reconfig (Path : Address) |
|----------------|--|--------------|------------------------------|--|
| RX_Channel | ...[3ES]@1#USB-1#DES Standard/(Res)/low_latency_nrz_transmitter.qpf/low_nrz_transmit.sopcinfo/master_master/alt_bx_reconfig.reconfig_mgmt/reconfig/analog/driver 0 | <None> | <None> | ...onfig_mgmt/reconfig/analog/driver 0 |

Delete Receiver Channel Control Receiver Channel Receiver Auto Sweep Receiver EyeQ

Messages

- Set auto usercode to make this design automatically link
- Finished discovering USB connections
- Executing startup script C:\altera\12.0\quartus\sopc_builder\system_console_macros\system_console_rc.tcl
- C:\Users\Adraf\system_console\scripts is missing.
- Set auto usercode to make this design automatically link
- Finished discovering JTAG connections
- Finished discovering USB connections
- Finished discovering JTAG connections

Tcl Console

- To shift arbitrary instruction register and data register values to instantiated system level debug (SLD) nodes

In addition, the directory <QuartusII Dir>/sopc_builder/system_console_macros contains Tcl files that provide miscellaneous utilities and examples of how to access the functionality provided. You can include those macros in your scripts by issuing Tcl source commands.

/devices/SSGNEA7(1|2|3ES)@1#USB-1#DES Standard

Component Library

Project

- New Component...
- low_nrz_transmitter

Library

- custom_xcvr_1250Mbps_AT
- duobinary_decode
- duobinary_encode
- Bridges
- Clock and Reset
- Configuration & Programming
- DSP
- Embedded Processors
- Interface Protocols
- Memories and Memory Controller
- Microcontroller Peripherals
- Peripherals
- PLL
- Qsys Interconnect
- SLS
- System
- Verification
- Window Bridge

System Contents

Use

- Connections
- low_nrz_transmitter
 - phy_mgmt: Avalon Memory Mapped Slave
 - reconfig_to_xcvr: Conduit
 - reconfig_from_xcvr: Conduit
 - tx_parallel_data: Avalon Streaming Sink
 - tx_clkout: Clock Output
 - tx_serial_data: Conduit
 - pll_locked: Conduit
 - pll_ref_clk: Clock Input
 - tx_ready: Conduit
 - phy_mgmt_clk_reset: Reset Input
 - phy_mgmt_clk: Clock Input
- master
 - clk: JTAG to Avalon Master Bridge
 - clk_reset: Clock Input
 - master: Avalon Memory Mapped Master
 - master_reset: Reset Output
- timing_adapter
 - clk: Avalon-ST Timing Adapter
 - reset: Clock Input
 - in: Avalon Streaming Sink
 - out: Avalon Streaming Source
- test_pattern_generator
 - clk: Avalon-ST Test Pattern Generator
 - reset: Clock Input
 - csr: Reset Input
 - command: Avalon Memory Mapped Slave
 - out: Avalon Streaming Source

Export

- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- low_nrz_transmitter_tx_serial_data
- low_nrz_transmitter_tx_ready
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export
- Click to export

| Export | Clock | Base | End |
|------------------------------------|----------------|------------|------------|
| low_nrz_transmitter_tx_serial_data | [phy_mgmt_clk] | 0x00000000 | 0x00007fff |
| low_nrz_transmitter_tx_ready | ref_clk | | |
| | [phy_mgmt_clk] | | |
| | clk_100 | | |
| | clk | | |
| | clk | | |
| | clk | | |
| | clk | | |
| | clk | | |
| | clk | | |
| | clk | 0x00000a20 | 0x00000a2f |
| | clk | 0x00000a30 | 0x00000a37 |

Messages

| Description | Path |
|--|------------------------|
| 2 Info Messages | |
| reconfig_from_xcvr port width is 2146 bits | System.alt_bx_reconfig |
| reconfig_to_xcvr port width is 2170 bits | System.alt_bx_reconfig |

0 Errors, 0 Warnings

File Edit System View Tools Help

System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation

Component Library

Project: low_nrz_transmitter

Library: custom_xcv_1250Mbps_AT, duobinary_encode, duobinary_decode

System Contents

| Use | Connections | Name | Description | Export | Clock | Base | End |
|-------------------------------------|-------------|---------------------|--|------------------------------------|----------------|------------|------------|
| <input checked="" type="checkbox"/> | | clk_100 | Clock Source | clk_50 | clk_100 | | |
| <input checked="" type="checkbox"/> | | clk_in | Clock Input | clk_50_reset | | | |
| <input checked="" type="checkbox"/> | | clk_in_reset | Reset Input | Click to export | | | |
| <input checked="" type="checkbox"/> | | clk | Clock Output | Click to export | | | |
| <input checked="" type="checkbox"/> | | clk_reset | Reset Output | Click to export | | | |
| <input checked="" type="checkbox"/> | | ref_clk | Clock Source | ref_clk_in | ref_clk | | |
| <input checked="" type="checkbox"/> | | clk_in | Clock Input | ref_clk_reset | | | |
| <input checked="" type="checkbox"/> | | clk_in_reset | Reset Input | Click to export | | | |
| <input checked="" type="checkbox"/> | | clk | Clock Output | ref_clk_reset_output | | | |
| <input checked="" type="checkbox"/> | | clk_reset | Reset Output | Click to export | | | |
| <input checked="" type="checkbox"/> | | alt_tx_reconfig | Transceiver Reconfiguration Controller | alt_tx_reconfig_reconfig_busy | clk_100 | | |
| <input checked="" type="checkbox"/> | | reconfig_busy | Conduit | Click to export | | | |
| <input checked="" type="checkbox"/> | | mgmt_clk_clk | Clock Input | Click to export | [mgmt_clk_clk] | | |
| <input checked="" type="checkbox"/> | | mgmt_rst_reset | Reset Input | Click to export | | | |
| <input checked="" type="checkbox"/> | | reconfig_mgmt | Avalon Memory Mapped Slave | Click to export | | 0x00000800 | 0x000009ff |
| <input checked="" type="checkbox"/> | | reconfig_to_xcvr | Conduit | Click to export | | | |
| <input checked="" type="checkbox"/> | | low_nrz_transmitter | low_nrz_transmitter | Click to export | | | |
| <input checked="" type="checkbox"/> | | phy_mgmt | Avalon Memory Mapped Slave | Click to export | [phy_mgmt_clk] | 0x00000000 | 0x000007ff |
| <input checked="" type="checkbox"/> | | reconfig_to_xcvr | Conduit | Click to export | | | |
| <input checked="" type="checkbox"/> | | reconfig_from_xcvr | Conduit | Click to export | | | |
| <input checked="" type="checkbox"/> | | tx_parallel_data | Avalon Streaming Sink | Click to export | | | |
| <input checked="" type="checkbox"/> | | tx_clkout | Clock Output | Click to export | | | |
| <input checked="" type="checkbox"/> | | tx_serial_data | Conduit | low_nrz_transmitter_tx_serial_data | | | |
| <input checked="" type="checkbox"/> | | pll_locked | Conduit | low_nrz_transmitter_pll_locked | | | |
| <input checked="" type="checkbox"/> | | pll_ref_clk | Clock Input | Click to export | ref_clk | | |
| <input checked="" type="checkbox"/> | | tx_ready | Conduit | low_nrz_transmitter_tx_ready | | | |
| <input checked="" type="checkbox"/> | | phy_mgmt_clk_reset | Reset Input | Click to export | [phy_mgmt_clk] | | |

Messages

| Description | Path |
|--|-----------------------|
| 2 Info Messages | |
| reconfig_from_xcvr port width is 2'46 bits | System.at_tx_reconfig |
| reconfig_to_xcvr port width is 2'70 bits | System.at_tx_reconfig |


0 Errors, 0 Warnings

File Edit View Processing Tools Window Help

Hardware Setup... DES Standard [USB-1] Mode: JTAG Progress: 100% (Successful)

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

| File | Device | Checksum | Usercode | Program/Configure | Verify | Blank-Check | Examine | Security Bit | Erase | ISP CLAMP |
|---------------------------------|------------------|----------|----------|-------------------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| low_latency_nrz_transmitter.sof | 5SGXEA7N2F45C2ES | 036A0228 | FFFFFFF | <input checked="" type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |



Component Editor - low_nrz_transmitter_hw.tcl

File Templates

Component Type | Files | Parameters | **Signals** | Interfaces

▶ About Signals

| Name | Interface | Signal Type | Width | Direction |
|----------------------|--------------------|--------------------|-------|-----------|
| phy_mgmt_address | phy_mgmt | address | 9 | input |
| phy_mgmt_read | phy_mgmt | read | 1 | input |
| phy_mgmt_readdata | phy_mgmt | readdata | 32 | output |
| phy_mgmt_waitrequest | phy_mgmt | waitrequest | 1 | output |
| phy_mgmt_write | phy_mgmt | write | 1 | input |
| phy_mgmt_writedata | phy_mgmt | writedata | 32 | input |
| reconfig_to_xcvr | reconfig_to_xcvr | reconfig_to_xcvr | 140 | input |
| reconfig_from_xcvr | reconfig_from_xcvr | reconfig_from_xcvr | 92 | output |
| tx_parallel_data | tx_parallel_data | data | 32 | input |
| tx_clkout | tx_clkout | clk | 1 | output |
| tx_serial_data | tx_serial_data | export | 1 | output |
| pll_locked | pll_locked | export | 1 | output |
| pll_ref_clk | pll_ref_clk | clk | 1 | input |
| tx_ready | tx_ready | readdatavalid_n | 1 | output |
| phy_mgmt_clk_reset | phy_mgmt_clk_reset | reset_n | 1 | input |
| phy_mgmt_clk | phy_mgmt_clk | clk | 1 | input |

Add Signal Remove Signal

Info: No errors or warnings.

File Edit View Project Assignments Processing Tools Window Help

low_latency_nrz_transmitter

low_latency_nrz_transmitter.v

Project Navigator

- Files
 - low_nrz_transmit/synthesis/low_nrz_transmit.qip
 - trx.qip
 - trx.sp
 - low_latency_nrz_transmitter.v

Hierarchy Files Design Units

Tasks

Flow: Compilation Customize...

| Task | Time |
|------------------------|----------|
| Complete Design | 00:09:11 |
| Analysis & Synthesis | 00:01:12 |
| Edit Settings | |
| View Report | |
| Analysis & Elaboration | |
| Partition Merge | |

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Filter
- Assembler
- TimeQuest Timing Analyzer
- EDA Netlist Writer

Flow Summary

Flow Status: Successful - Sat Oct 05 19:35:20 2013

Quartus II 64-Bit Version: 12.0 Build 178 05/31/2012 S3 Full Version

Revision Name: low_latency_nrz_transmitter

Top-level Entity Name: low_latency_nrz_transmitter

Family: Stratix V

Device: 5SGQE7N2F45C2E5

Timing Models: Preliminary

Logic utilization: 1%

| | |
|---------------------------------|-----------------------------|
| Combinational ALUTs | 3,643 / 469,440 (< 1 %) |
| Memory ALUTs | 0 / 234,720 (0 %) |
| Dedicated logic registers | 3,388 / 938,880 (< 1 %) |
| Total registers | 3388 |
| Total pins | 12 / 1,064 (1 %) |
| Total virtual pins | 0 |
| Total block memory bits | 46,080 / 52,428,800 (< 1 %) |
| Total DSP Blocks | 0 / 256 (0 %) |
| Total HSSI STD RX PCSs | 0 / 48 (0 %) |
| Total HSSI 10G RX PCSs | 0 / 48 (0 %) |
| Total HSSI GEN3 RX PCSs | 0 / 48 (0 %) |
| Total HSSI PMA RX Deserializers | 0 / 48 (0 %) |
| Total HSSI STD TX PCSs | 1 / 48 (2 %) |
| Total HSSI 10G TX PCSs | 0 / 48 (0 %) |
| Total HSSI GEN3 TX PCSs | 0 / 48 (0 %) |
| Total HSSI PMA TX Serializers | 1 / 48 (2 %) |
| Total HSSI PIPE GEN1_2s | 0 / 48 (0 %) |
| Total HSSI GEN3s | 0 / 48 (0 %) |

Messages

Type Message

Info (293000): Quartus II Full Compilation was successful. 0 errors, 359 warnings

System (21) / Processing (816) / Extra Info / Info (478) / Warning (338) / Critical Warning / Error / Suppressed (10) / Flag /

Location: [] Locate

100% 00:09:13

File Edit View Project Assignments Processing Tools Window Help

low_latency_nrz_transmitter

low_latency_nrz_transmitter.v

Project Navigator

- Files
 - low_nrz_transmit/synthesis/low_nrz_transmit.qip
 - trx.qip
 - trx.sp
 - low_latency_nrz_transmitter.v

Hierarchy Files Design Units

Tasks

Flow: Compilation Customize...

| Task | Time |
|------------------------|----------|
| Complete Design | 00:09:11 |
| Analysis & Synthesis | 00:01:12 |
| Edit Settings | |
| View Report | |
| Analysis & Elaboration | |
| Partition Merge | |

```

1 module low_latency_nrz_transmitter (
2
3     input wire C50mhz,
4     input wire C50mhz_reset_n,
5     input wire C625mhz,
6     input wire C625mhz_reset_n,
7
8     output wire pll_locked,
9     output wire reconfig_busy,
10    output wire GXB_TXL5,
11    output wire tx_ready,
12    input wire C625mhz_reset_output_n
13
14 );
15
16 low_nrz_transmit u0 (
17     .clk_50_clk             (C50mhz),
18     .clk_50_reset_reset_n  (C50mhz_reset_n),
19     .alt_tx_reconfig_reconf_busy_reconf_busy (reconfig_busy), // alt_tx_reconfig_reconf_busy
20     .low_nrz_transmitter_tx_serial_data_export (GXB_TXL5), // low_nrz_transmitter_tx_serial_data.e
21     .low_nrz_transmitter_pll_locked_export    (pll_locked), // low_nrz_transmitter_pll_lo
22     .low_nrz_transmitter_tx_ready_readdatavalid_n (tx_ready), // low_nrz_transmitter_tx_ready.read
23     .ref_clk_in_clk (C625mhz),
24     .ref_clk_reset_reset_n (C625mhz_reset_n),
25     .ref_clk_reset_output_reset_n (C625mhz_reset_output_n)
26 );

```

Messages

Type Message

Info (293000): Quartus II Full Compilation was successful. 0 errors, 359 warnings

System (27) / Processing (816) / Extra Info / Info (478) / Warning (338) / Critical Warning / Error / Suppressed (10) / Flag /

Location: [] Locate

100% 00:09:13