

Project Navigator

Entity

- Cyclone III: EP3C16F404C6
  - DE0\_Default
    - SPI\_robot\_output\_fm:S1
    - sld\_hub:auto\_hub
    - Encoder\_updown\_count:e1
    - Encoder\_updown\_count:e2
    - Read\_PSD:p1
    - Reset\_Delay:r0
    - SEG7\_LUT\_4:u0
    - niossystem:u2
    - LCD\_TEST:u5
    - PID\_controlloop:u7
    - PID\_controlloop:u8

Hierarchy Files Design Units

```
247 // .c1 (DRAM_CLK)
248 // );
249
250 PLLCLKV1 upll (
251   .inclk0 (CLOCK_50_2),
252   .c0 (pllclock),
253   .c1 (DRAM_CLK)
254 );
255
256
257 Eniossystem u2 (
258   .clk_clk (pllclock), // clk.clk
259   .reset_reset_n(1), // reset.reset_n
260   .led_pio_external_connection_export (LEDG[0]),
261   .encoderip1_external_connection_export (Encodercount1),
262   .psdx1_external_connection_export (AtoDvalueX1),
263   .psdx2_external_connection_export (AtoDvalueX2),
264   .psdy1_external_connection_export (AtoDvalueY1),
265   .psdy2_external_connection_export (AtoDvalueY2),
266   .setpoint_theta1_external_connection_export (setpointtheta1),
267   .setpoint_theta2_external_connection_export (setpointtheta2),
268   .encoderip2_external_connection_export (Encodercount2),
269   .pgain1_external_connection_export (Pgain1),
270   .dgain1_external_connection_export (Dgain1),
271   .pgain2_external_connection_export (Pgain2),
272   .dgain2_external_connection_export (Dgain2),
273   .encoder1_reset_external_connection_export (encoder1reset),
274   .encoder2_reset_external_connection_export (encoder2reset),
275   .enable_pid1_external_connection_export (),
276   .enable_pid2_external_connection_export (),
277   .controlsignal1_nios_external_connection_export (controlsignal1nios),
278   .controlsignal2_nios_external_connection_export (controlsignal2nios),
279   .enable_spiout_external_connection_export (enablespiout),
280   .enable_uart_external_connection_export (enableuart)
```

Tasks

Flow: Compilation Customize...

Task

- Compile Design
- Analysis & Synthesis
  - Edit Settings
  - View Report
- Analysis & Elaboration
  - Partition Merge
  - Netlist Viewers
- Design Assistant (Post-Mapping)
  - I/O Assignment Analysis
  - Early Timing Estimate
- Fitter (Place & Route)
- Assembler (Generate programming files)

Type Message

Warning (332060): Node: PID\_controlloop:u7|s1clk[14] was determined to be a clock but was found without an associated clock assignment.

Warning (332060): Node: SPI\_robot\_output\_fm:S1|s1clk[6] was determined to be a clock but was found without an associated clock assignment.

System Processing (644) Extra Info Info (518) Warning (122) Critical Warning (4) Error Suppressed (7) Flag

Location: 100% 00:02:21

Quartus II 32-bit - C:/altera/PIDcontrolerv1withSDRAM1/DE0\_Default - DE0\_Default

File Edit View Project Assignments Processing Tools Window Help

DE0\_Default

DE0\_Default.v

Entity

- Cyclone III: EP3C16F484C6
  - DE0\_Default
    - SPI\_robot\_output\_fn:S1
    - slid\_hub:auto\_hub
    - Encoder\_updown\_count:e1
    - Encoder\_updown\_count:e2
    - Read\_PSD:p1
    - Reset\_Delay:r0
    - SEG7\_LUT\_4:u0
    - niossystem:u2
    - LCD\_TEST:u5
    - PID\_controlloop:u7
    - PID\_controlloop:u8

Hierarchy Files Design Units

Tasks

Flow: Compilation Customize...

Task

- Compile Design
  - Analysis & Synthesis
    - Edit Settings
    - View Report
  - Analysis & Elaboration
    - Partition Merge
  - Netlist Viewers
    - Design Assistant (Post-Mapping)
    - I/O Assignment Analysis
    - Early Timing Estimate
  - Fitter (Place & Route)
  - Assembler (Generate programming files)

```
281 .benchmark2_external_connection_export(GPIO0_D[31]),
282 .sdram_wire_addr(DRAM_ADDR),
283 .sdram_wire_ba(DRAM_BA),
284 .sdram_wire_cas_n(DRAM_CAS_N),
285 .sdram_wire_cke(DRAM_CKE),
286 .sdram_wire_cs_n(DRAM_CS_N),
287 .sdram_wire_dq(DRAM_DQ),
288 .sdram_wire_dqm({DRAM_UDQM,DRAM_LDQM}),
289 .sdram_wire_ras_n(DRAM_RAS_N),
290 .sdram_wire_we_n(DRAM_WE_N)
291 );
292
293
294
295 //=====
296 // Structural coding
297 //=====
298 ////////////////////////////////////////////////// 7-SEG Dispaly ///////////////////////////////////
299 always@(posedge CLOCK_50) Cont <= Cont+1'b1;
300 assign mSEG7_DIG = { Cont[27:24],Cont[27:24],Cont[27:24],Cont[27:24] };
301
302 SEG7_LUT_4 u0
303 (
304 .oSEG0(HEX0_D),
305 .oSEG1(HEX1_D),
306 .oSEG2(HEX2_D),
307 .oSEG3(HEX3_D),
308 .oSEG_DP(HEX2_DP),
309 .iDIG(mSEG7_DIG)
310 );
311
312 //
313
```

Type Message

- Warning (332060): Node: PID\_controlloop:u7|slclk[14] was determined to be a clock but was found without an associated clock assignment.
- Warning (332060): Node: SPI\_robot\_output\_fn:S1|slclk[6] was determined to be a clock but was found without an associated clock assignment.

System Processing (644) Extra Info Info (518) Warning (122) Critical Warning (4) Error Suppressed (7) Flag

Location: 100% 00:02:21

4:37 PM 09/04/2013



Component Library	System Contents	Address Map	Clock Settings	Project Settings	Instance Parameters	System Inspector	HDL Example	Generation	Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name	
Project Library System Bridges Clock and Reset Configuration & Programming DSP Embedded Processors Interface Protocols Memories and Memory Controler Microcontroller Peripherals Peripherals PLL Qsys Interconnect SLS University Program Verification Window Bridge	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		encoderv1_reset	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x01021170	0x0102117f				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		encoderv2_reset	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x01021180	0x0102118f				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		enable_pid1	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x01021190	0x0102119f				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		enable_pid2	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x010211a0	0x010211af				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		controlsignal1_nios	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x010211b0	0x010211bf				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		controlsignal2_nios	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x010211c0	0x010211cf				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		enable_spiout	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x010211d0	0x010211df				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		benchmark1	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x010211e0	0x010211ef				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		benchmark2	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit Endpoint	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x010211f0	0x010211ff				
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		nios_custom_instr_flt...	Floating Point Hardware Custom Instruction Slave	<a href="#">Click to export</a>		Opcode 252	Opcode 255			nios_custom_instr_float...	
	<input checked="" type="checkbox"/>								<input checked="" type="checkbox"/>		sdram	SDRAM Controller Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<a href="#">Click to export</a> <a href="#">Click to export</a> <a href="#">Click to export</a>	clk_0 [clk] [clk]	# 0x00800000	0x00ffffff				sdram_wire

Messages

Description Path

0 Errors, 0 Warnings