













Title		
Decoupling Capacitors		
Size	Number	Revision
A4		v1.0
Date:	09/11/2019	Sheet 1 of 6
File:	E:\Altium\Decoupling Capacitors.SchDoc	





Title		
FPGA Peripherals		
Size	Number	Revision
A4		v1.0
Date:	09/11/2019	Sheet 2 of 6
File:	E:\Altium\FlashandClock.SchDoc	Drawn By:







Termination Options:
 50R Single Parallel
 100R Twin Thevenin
 50R 10nF AC
 47R Series

Title Front End Rx		
Size A4	Number	Revision v1.0
Date:	09/11/2019	Sheet 4 of 6
File:	E:\Altium\...\Front End Rx.SchDoc	Drawn By:



Title		
Front End Tx		
Size	Number	Revision
A4		v1.0
Date:	09/11/2019	Sheet 5 of 6
File:	E:\Altium\...\Front End Tx.SchDoc	Drawn By:



Title		
Low Speed Interfaces		
Size	Number	Revision
A4		v1.0
Date:	09/11/2019	Sheet 6 of 6
File:	E:\Altium\Low Speed Interfaces.SchDoc	Drawn By: