

## Introduction

Zynq®-7000 All Programmable SoCs are available in -3, -2, and -1 speed grades, with -3 having the highest performance. Zynq-7000 device DC and AC characteristics are specified in commercial, extended, and industrial temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices are available in the commercial, extended, or industrial temperature ranges.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This Zynq-7000 AP SoC (XC7Z030, XC7Z045, and XC7Z100) data sheet, part of an overall set of documentation on the Zynq-7000 devices, is available on the Xilinx website at [www.xilinx.com/zynq](http://www.xilinx.com/zynq).

## DC Characteristics

Table 1: Absolute Maximum Ratings <sup>(1)</sup>

| Symbol                                   | Description  | Min   | Max                         | Units |
|--|--|-------|-----------------------------|-------|
| <b>Processing System (PS)</b>            |  |       |                             |       |
| V <sub>CCPINT</sub>                      | PS primary logic supply  | -0.5  | 1.1                         | V     |
| V <sub>CCPAUX</sub>                      | PS auxiliary supply voltage  | -0.5  | 2.0                         | V     |
| V <sub>CCPLL</sub>                       | PS PLL supply  | -0.5  | 2.0                         | V     |
| V <sub>CCO_DDR</sub>                     | PS DDR I/O supply  | -0.5  | 2.0                         | V     |
| V <sub>CCO_MIO</sub> <sup>(2)</sup>      | PS MIO I/O supply  | -0.5  | 3.6                         | V     |
| V <sub>PREF</sub>                        | PS input reference voltage   | -0.5  | 2.0                         | V     |
| V <sub>PIN</sub> <sup>(2)(3)(4)(5)</sup> | PS MIO I/O input voltage   | -0.40 | V <sub>CCO_MIO</sub> + 0.55 | V     |
|  | PS DDR I/O input voltage   | -0.55 | V <sub>CCO_DDR</sub> + 0.55 | V     |
| <b>Programmable Logic (PL)</b>           |  |       |                             |       |
| V <sub>CCINT</sub>                       | PL internal supply voltage   | -0.5  | 1.1                         | V     |
| V <sub>CCAUX</sub>                       | PL auxiliary supply voltage  | -0.5  | 2.0                         | V     |
| V <sub>CCBRAM</sub>                      | PL supply voltage for the block RAM memories   | -0.5  | 1.1                         | V     |
| V <sub>CCO</sub>                         | PL output drivers supply voltage for 3.3V HR I/O banks   | -0.5  | 3.6                         | V     |
|  | PL output drivers supply voltage for 1.8V HP I/O banks   | -0.5  | 2.0                         | V     |
| V <sub>CCAUX_IO</sub>                    | Auxiliary supply voltage   | -0.5  | 2.06                        | V     |
| V <sub>REF</sub>                         | Input reference voltage  | -0.5  | 2.0                         | V     |
| V <sub>IN</sub> <sup>(3)(4)(5)</sup>     | I/O input voltage for 3.3V HR I/O banks  | -0.40 | V <sub>CCO</sub> + 0.55     | V     |
|  | I/O input voltage for 1.8V HP I/O banks  | -0.55 | V <sub>CCO</sub> + 0.55     | V     |
|  | I/O input voltage (when V <sub>CCO</sub> = 3.3V) for V <sub>REF</sub> and differential I/O standards except TMD5_33 <sup>(6)</sup> | -0.40 | 2.625                       | V     |

**Table 1: Absolute Maximum Ratings <sup>(1)</sup> (Cont'd)**

| Symbol                     | Description   | Min  | Max   | Units |
|----------------------------|---|------|-------|-------|
| V <sub>CCBATT</sub>        | Key memory battery backup supply  | -0.5 | 2.0   | V     |
| <b>GTX Transceiver</b>     |   |      |       |       |
| V <sub>MGTAVCC</sub>       | Analog supply voltage for the GTX transmitter and receiver circuits                       | -0.5 | 1.1   | V     |
| V <sub>MGTAVTT</sub>       | Analog supply voltage for the GTX transmitter and receiver termination circuits           | -0.5 | 1.32  | V     |
| V <sub>MGTVCCAUX</sub>     | Auxiliary analog Quad PLL (QPLL) voltage supply for the GTX transceivers                  | -0.5 | 1.935 | V     |
| V <sub>MGTREFCLK</sub>     | GTX transceiver reference clock absolute input voltage                                    | -0.5 | 1.32  | V     |
| V <sub>MGTAVTTRCAL</sub>   | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column  | -0.5 | 1.32  | V     |
| V <sub>IN</sub>            | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                       | -0.5 | 1.26  | V     |
| I <sub>DCIN-FLOAT</sub>    | DC input current for receiver input pins DC coupled RX termination = floating             | -    | 14    | mA    |
| I <sub>DCIN-MGTAVTT</sub>  | DC input current for receiver input pins DC coupled RX termination = V <sub>MGTAVTT</sub> | -    | 12    | mA    |
| I <sub>DCIN-GND</sub>      | DC input current for receiver input pins DC coupled RX termination = GND                  | -    | 6.5   | mA    |
| I <sub>DCOUT-FLOAT</sub>   | DC output current for transmitter pins DC coupled RX termination = floating               | -    | 14    | mA    |
| I <sub>DCOUT-MGTAVTT</sub> | DC output current for transmitter pins DC coupled RX termination = V <sub>MGTAVTT</sub>   | -    | 12    | mA    |
| <b>XADC</b>                |   |      |       |       |
| V <sub>CCADC</sub>         | XADC supply relative to GNDADC  | -0.5 | 2.0   | V     |
| V <sub>REFP</sub>          | XADC reference input relative to GNDADC   | -0.5 | 2.0   | V     |
| <b>Temperature</b>         |   |      |       |       |
| T <sub>STG</sub>           | Storage temperature (ambient)   | -65  | 150   | °C    |
| T <sub>SOL</sub>           | Maximum soldering temperature for Pb/Sn component bodies <sup>(7)</sup>                   | -    | +220  | °C    |
|                            | Maximum soldering temperature for Pb-free component bodies <sup>(7)</sup>                 | -    | +260  | °C    |
| T <sub>j</sub>             | Maximum junction temperature <sup>(7)</sup>   | -    | +125  | °C    |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- Applies to both MIO supply banks V<sub>CCO\_MIO0</sub> and V<sub>CCO\_MIO1</sub>.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) or the *Zynq-7000 All Programmable SoC Technical Reference Manual* ([UG585](#)).
- The maximum limit applied to DC signals. For maximum undershoot and overshoot AC specifications, see [Table 4](#) and [Table 5](#).
- See [Table 12](#) for TMDS\_33 specifications.
- For soldering guidelines and thermal considerations, see the *Zynq-7000 All Programmable SoC Packaging and Pinout Specification* ([UG865](#)).

**Table 2: Recommended Operating Conditions (1)(2)**

| Symbol                   | Description   | Min   | Typ  | Max  | Units |
|--------------------------|---|-------|------|--|-------|
| <b>PS</b>                |   |       |      |  |       |
| $V_{CCPINT}^{(3)}$       | PS internal supply voltage  | 0.95  | 1.00 | 1.05   | V     |
| $V_{CCPAUX}$             | PS auxiliary supply voltage   | 1.71  | 1.80 | 1.89   | V     |
| $V_{CCPLL}$              | PS PLL supply voltage   | 1.71  | 1.80 | 1.89   | V     |
| $V_{CCO\_DDR}$           | PS DDR supply voltage   | 1.14  | –    | 1.89   | V     |
| $V_{CCO\_MIO}^{(4)}$     | PS supply voltage for MIO banks   | 1.71  | –    | 3.465  | V     |
| $V_{PIN}^{(5)}$          | PS DDR and MIO I/O input voltage  | –0.20 | –    | $V_{CCO\_DDR} + 0.20$<br>$V_{CCO\_MIO} + 0.20$ | V     |
| <b>PL</b>                |   |       |      |  |       |
| $V_{CCINT}^{(6)}$        | Internal supply voltage   | 0.97  | 1.00 | 1.03   | V     |
| $V_{CCAUX}$              | Auxiliary supply voltage  | 1.71  | 1.80 | 1.89   | V     |
| $V_{CCBRAM}^{(6)}$       | Block RAM supply voltage  | 0.97  | 1.00 | 1.03   | V     |
| $V_{CCO}^{(7)(8)}$       | Supply voltage for 3.3V HR I/O banks  | 1.14  | –    | 3.465  | V     |
|                          | Supply voltage for 1.8V HP I/O banks  | 1.14  | –    | 1.89   | V     |
| $V_{CCAUX\_IO}$          | Auxiliary supply voltage when set to 1.8V   | 1.71  | 1.80 | 1.89   | V     |
|                          | Auxiliary supply voltage when set to 2.0V   | 1.94  | 2.00 | 2.06   | V     |
| $V_{IN}^{(5)}$           | I/O input voltage   | –0.20 | –    | $V_{CCO} + 0.20$                               | V     |
|                          | I/O input voltage (when $V_{CCO} = 3.3V$ ) for $V_{REF}$ and differential I/O standards except TMD5_33 <sup>(9)</sup> | –0.20 | –    | 2.625  | V     |
| $I_{IN}^{(10)}$          | Maximum current through any (PS or PL) pin in a powered or unpowered bank when forward biasing the clamp diode        | –     | –    | 10   | mA    |
| $V_{CCBATT}^{(11)}$      | Battery voltage   | 1.0   | –    | 1.89   | V     |
| <b>GTX Transceiver</b>   |   |       |      |  |       |
| $V_{MGTAVCC}^{(12)}$     | Analog supply voltage for the GTX transceiver QPLL frequency range $\leq 10.3125$ GHz <sup>(13)(14)</sup>             | 0.97  | 1.0  | 1.08   | V     |
|                          | Analog supply voltage for the GTX transceiver QPLL frequency range $> 10.3125$ GHz                                    | 1.02  | 1.05 | 1.08   |       |
| $V_{MGTAVTT}^{(12)}$     | Analog supply voltage for the GTX transmitter and receiver termination circuits                                       | 1.17  | 1.2  | 1.23   | V     |
| $V_{MGTVCCAUX}^{(12)}$   | Auxiliary analog QPLL voltage supply for the transceivers   | 1.75  | 1.80 | 1.85   | V     |
| $V_{MGTAVTTRCAL}^{(12)}$ | Analog supply voltage for the resistor calibration circuit of the GTX transceiver column                              | 1.17  | 1.2  | 1.23   | V     |
| <b>XADC</b>              |   |       |      |  |       |
| $V_{CCADC}$              | XADC supply relative to GNDADC  | 1.71  | 1.80 | 1.89   | V     |
| $V_{REFP}$               | Externally supplied reference voltage   | 1.20  | 1.25 | 1.30   | V     |

**Table 2: Recommended Operating Conditions (1)(2) (Cont'd)**

| Symbol             | Description   | Min | Typ | Max | Units |
|--------------------|---|-----|-----|-----|-------|
| <b>Temperature</b> |   |     |     |     |       |
| $T_j$              | Junction temperature operating range for commercial (C) temperature devices | 0   | –   | 85  | °C    |
|                    | Junction temperature operating range for extended (E) temperature devices   | 0   | –   | 100 | °C    |
|                    | Junction temperature operating range for industrial (I) temperature devices | –40 | –   | 100 | °C    |

**Notes:**

- All voltages are relative to ground. The PL and PS share a common ground.
- For the design of the power distribution system consult the *Zynq-7000 All Programmable SoC PCB Design and Pin Planning Guide* ([UG933](#)).
- When the processor cores operate  $F_{CPU\_6X4X\_621\_MAX}$  at 1 GHz (-3E speed grade) or when the DDR interface operates at 1333 Mb/s, the  $V_{CCPINT}$  minimum is 0.97V and the  $V_{CCPINT}$  maximum is 1.03V.
- Applies to both MIO supply banks  $V_{CCO\_MIO0}$  and  $V_{CCO\_MIO1}$ .
- The lower absolute voltage specification always applies.
- $V_{CCINT}$  and  $V_{CCBRAM}$  should be connected to the same supply.
- Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- See [Table 12](#) for TMD5\_33 specifications.
- A total of 200 mA per PS or PL bank should not be exceeded.
- $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
- Each voltage listed requires the filter circuit described in the *7 Series FPGAs GTX/GTH Transceivers User Guide* ([UG476](#)).
- For data rates  $\leq 10.3125$  Gb/s,  $V_{MGTAVCC}$  should be 1.0V  $\pm 3\%$  for lower power consumption.
- For lower power consumption,  $V_{MGTAVCC}$  should be 1.0V  $\pm 3\%$  over the entire CPLL frequency range.

**Table 3: DC Characteristics Over Recommended Operating Conditions**

| Symbol                              | Description   | Min  | Typ <sup>(1)</sup> | Max | Units |
|-------------------------------------|---|------|--------------------|-----|-------|
| V <sub>DRINT</sub>                  | Data retention V <sub>CCINT</sub> voltage (below which configuration data might be lost)  | 0.75 | –                  | –   | V     |
| V <sub>DRI</sub>                    | Data retention V <sub>CCAUX</sub> voltage (below which configuration data might be lost)  | 1.5  | –                  | –   | V     |
| I <sub>REF</sub>                    | V <sub>REF</sub> leakage current per pin  | –    | –                  | 15  | μA    |
| I <sub>L</sub>                      | Input or output leakage current per pin (sample-tested)   | –    | –                  | 15  | μA    |
| C <sub>IN</sub> <sup>(2)</sup>      | PL die input capacitance at the pad   | –    | –                  | 8   | pF    |
| C <sub>PIN</sub> <sup>(2)</sup>     | PS die input capacitance at the pad   | –    | –                  | 8   | pF    |
| I <sub>RPU</sub>                    | Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 3.3V   | 90   | –                  | 330 | μA    |
|                                     | Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 2.5V   | 68   | –                  | 250 | μA    |
|                                     | Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.8V   | 34   | –                  | 220 | μA    |
|                                     | Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.5V   | 23   | –                  | 150 | μA    |
|                                     | Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.2V   | 12   | –                  | 120 | μA    |
| I <sub>RPD</sub>                    | Pad pull-down (when selected) @ V <sub>IN</sub> = 3.3V  | 68   | –                  | 330 | μA    |
|                                     | Pad pull-down (when selected) @ V <sub>IN</sub> = 1.8V  | 45   | –                  | 180 | μA    |
| I <sub>CCADC</sub>                  | Analog supply current, analog circuits in powered up state  | –    | –                  | 25  | mA    |
| I <sub>BATT</sub> <sup>(3)</sup>    | Battery supply current  | –    | –                  | 150 | nA    |
| R <sub>IN_TERM</sub> <sup>(4)</sup> | Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices | 28   | 40                 | 55  | Ω     |
|                                     | Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices | 35   | 50                 | 65  | Ω     |
|                                     | Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices | 44   | 60                 | 83  | Ω     |
| n                                   | Temperature diode ideality factor   | –    | 1.010              | –   | –     |
| r                                   | Temperature diode series resistance   | –    | 2                  | –   | Ω     |

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a V<sub>CCO</sub>/2 level.

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for PS I/O and 3.3V HR I/O Banks<sup>(1)</sup>

| AC Voltage Overshoot | % of UI @ -40°C to 100°C | AC Voltage Undershoot | % of UI @ -40°C to 100°C |
|----------------------|--------------------------|-----------------------|--------------------------|
| $V_{CCO} + 0.55$     | 100                      | -0.40                 | 100                      |
|                      |                          | -0.45                 | 61.7                     |
|                      |                          | -0.50                 | 25.8                     |
|                      |                          | -0.55                 | 11.0                     |
| $V_{CCO} + 0.60$     | 46.6                     | -0.60                 | 4.77                     |
| $V_{CCO} + 0.65$     | 21.2                     | -0.65                 | 2.10                     |
| $V_{CCO} + 0.70$     | 9.75                     | -0.70                 | 0.94                     |
| $V_{CCO} + 0.75$     | 4.55                     | -0.75                 | 0.43                     |
| $V_{CCO} + 0.80$     | 2.15                     | -0.80                 | 0.20                     |
| $V_{CCO} + 0.85$     | 1.02                     | -0.85                 | 0.09                     |
| $V_{CCO} + 0.90$     | 0.49                     | -0.90                 | 0.04                     |
| $V_{CCO} + 0.95$     | 0.24                     | -0.95                 | 0.02                     |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

 Table 5:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for PL 1.8V HP I/O Banks<sup>(1)(2)</sup>

| AC Voltage Overshoot | % of UI at -40°C to 100°C | AC Voltage Undershoot | % of UI at -40°C to 100°C |
|----------------------|---------------------------|-----------------------|---------------------------|
| $V_{CCO} + 0.55$     | 100                       | -0.55                 | 100                       |
| $V_{CCO} + 0.60$     | 50.0                      | -0.60                 | 50.0                      |
| $V_{CCO} + 0.65$     | 50.0                      | -0.65                 | 50.0                      |
| $V_{CCO} + 0.70$     | 47.0                      | -0.70                 | 50.0                      |
| $V_{CCO} + 0.75$     | 21.2                      | -0.75                 | 50.0                      |
| $V_{CCO} + 0.80$     | 9.71                      | -0.80                 | 50.0                      |
| $V_{CCO} + 0.85$     | 4.51                      | -0.85                 | 28.4                      |
| $V_{CCO} + 0.90$     | 2.12                      | -0.90                 | 12.7                      |
| $V_{CCO} + 0.95$     | 1.01                      | -0.95                 | 5.79                      |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20  $\mu$ s.

**Table 6: Typical Quiescent Supply Current**

| Symbol                 | Description                                       | Device  | Speed Grade |     |     | Units |
|------------------------|---|---------|-------------|-----|-----|-------|
|                        |   |         | -3          | -2  | -1  |       |
| I <sub>CCPINTQ</sub>   | PS quiescent V <sub>CCPINT</sub> supply current   | XC7Z030 | 122         | 122 | 122 | mA    |
|                        |   | XC7Z045 | 122         | 122 | 122 | mA    |
|                        |   | XC7Z100 | N/A         | 122 | 122 | mA    |
| I <sub>CCPAUXQ</sub>   | PS quiescent V <sub>CCPAUX</sub> supply current   | XC7Z030 | 13          | 13  | 13  | mA    |
|                        |   | XC7Z045 | 13          | 13  | 13  | mA    |
|                        |   | XC7Z100 | N/A         | 13  | 13  | mA    |
| I <sub>CCDDRQ</sub>    | PS quiescent V <sub>CCO_DDR</sub> supply current  | XC7Z030 | 4           | 4   | 4   | mA    |
|                        |   | XC7Z045 | 4           | 4   | 4   | mA    |
|                        |   | XC7Z100 | N/A         | 4   | 4   | mA    |
| I <sub>CCINTQ</sub>    | PL quiescent V <sub>CCINT</sub> supply current    | XC7Z030 | 246         | 246 | 246 | mA    |
|                        |   | XC7Z045 | 611         | 611 | 611 | mA    |
|                        |   | XC7Z100 | N/A         | 795 | 795 | mA    |
| I <sub>CCAUXQ</sub>    | PL quiescent V <sub>CCAUX</sub> supply current    | XC7Z030 | 56          | 56  | 56  | mA    |
|                        |   | XC7Z045 | 131         | 131 | 131 | mA    |
|                        |   | XC7Z100 | N/A         | 165 | 165 | mA    |
| I <sub>CCAUX_IOQ</sub> | PL quiescent V <sub>CCAUX_IO</sub> supply current | XC7Z030 | 2           | 2   | 2   | mA    |
|                        |   | XC7Z045 | 2           | 2   | 2   | mA    |
|                        |   | XC7Z100 | N/A         | 2   | 2   | mA    |
| I <sub>CCOQ</sub>      | PL quiescent V <sub>CCO</sub> supply current      | XC7Z030 | 4           | 4   | 4   | mA    |
|                        |   | XC7Z045 | 4           | 4   | 4   | mA    |
|                        |   | XC7Z100 | N/A         | 4   | 4   | mA    |
| I <sub>CCBRAMQ</sub>   | PL quiescent V <sub>CCBRAM</sub> supply current   | XC7Z030 | 11          | 11  | 11  | mA    |
|                        |   | XC7Z045 | 23          | 23  | 23  | mA    |
|                        |   | XC7Z100 | N/A         | 33  | 33  | mA    |

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. The Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) estimates operating current. When the required power-on current exceeds the estimated operating current, XPE can display the power-on current.

## PS Power-On/Off Power Supply Requirements

The recommended power-on sequence is  $V_{CCPINT}$ ,  $V_{CCPAUX}$  and  $V_{CCPLL}$  together, then the PS  $V_{CCO}$  supplies ( $V_{CCO\_MIO0}$ ,  $V_{CCO\_MIO1}$ , and  $V_{CCO\_DDR}$ ) to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCPAUX}$ ,  $V_{CCPLL}$  and the PS  $V_{CCO}$  supplies ( $V_{CCO\_MIO0}$ ,  $V_{CCO\_MIO1}$ , and  $V_{CCO\_DDR}$ ) have the same recommended voltage levels, then they can be powered by the same supply and ramped simultaneously. Xilinx recommends powering  $V_{CCPLL}$  with the same supply as  $V_{CCPAUX}$ , with an optional ferrite bead filter.

For  $V_{CCO\_MIO0}$  and  $V_{CCO\_MIO1}$  voltages of 3.3V:

- The voltage difference between  $V_{CCO\_MIO0}/V_{CCO\_MIO1}$  and  $V_{CCPAUX}$  must not exceed 2.625V for longer than  $T_{VCCO2VCCAUX}$  for each power-on/off cycle to maintain device reliability levels.
- The  $T_{VCCO2VCCAUX}$  time can be allocated in any percentage between the power-on and power-off ramps.

## PL Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ ,  $V_{CCAUX\_IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$ ,  $V_{CCAUX\_IO}$ , and  $V_{CCO}$  have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

For  $V_{CCO}$  voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between  $V_{CCO}$  and  $V_{CCAUX}$  must not exceed 2.625V for longer than  $T_{VCCO2VCCAUX}$  for each power-on/off cycle to maintain device reliability levels.
- The  $T_{VCCO2VCCAUX}$  time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTX transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

- When  $V_{MGTAVTT}$  is powered before  $V_{MGTAVCC}$  and  $V_{MGTAVTT} - V_{MGTAVCC} > 150$  mV and  $V_{MGTAVCC} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 460 mA per transceiver during  $V_{MGTAVCC}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{MGTAVCC}$  (ramp time from GND to 90% of  $V_{MGTAVCC}$ ). The reverse is true for power-down.
- When  $V_{MGTAVTT}$  is powered before  $V_{CCINT}$  and  $V_{MGTAVTT} - V_{CCINT} > 150$  mV and  $V_{CCINT} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 50 mA per transceiver during  $V_{CCINT}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{VCCINT}$  (ramp time from GND to 90% of  $V_{CCINT}$ ). The reverse is true for power-down.

## PS—PL Power Sequencing

The PS and PL power supplies are fully independent. PS power supplies ( $V_{CCPINT}$ ,  $V_{CCPAUX}$ ,  $V_{CCPLL}$ ,  $V_{CCO\_DDR}$ ,  $V_{CCO\_MIO0}$ , and  $V_{CCO\_MIO1}$ ) can be powered before or after the PL power supplies ( $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ ,  $V_{CCO}$ ,  $V_{CCAUX\_IO}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$ ,  $V_{MGTAVCCAUX}$ , and  $V_{CCADC}$ ). The PS and PL power regions are isolated to prevent damage.



## Power Supply Requirements

Table 7 shows the minimum current, in addition to  $I_{CCQ}$ , that is required by Zynq-7000 devices for proper power-on and configuration. If the current minimums shown in Table 6 and Table 7 are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The Zynq-7000 device must not be configured until after  $V_{CCINT}$  is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 7: Power-On Current for Zynq-7000 Devices<sup>(1)</sup>

| Device  | $I_{CCPINTMIN}$               | $I_{CCPAUXMIN}$               | $I_{CCDDRMIN}$                            | $I_{CCINTMIN}$                 | $I_{CCAUXMIN}$               | $I_{CCOMIN}$                           | $I_{CCAUX_IOMIN}$                            | $I_{CCBRAMMIN}$               | Units |
|---------|-------------------------------|-------------------------------|---|--------------------------------|------------------------------|--|--|-------------------------------|-------|
|         | Typ <sup>(2)</sup>            | Typ <sup>(2)</sup>            | Typ <sup>(2)</sup>                        | Typ <sup>(2)</sup>             | Typ <sup>(2)</sup>           | Typ <sup>(2)</sup>                     | Typ <sup>(2)</sup>                           |                               |       |
| XC7Z030 | $I_{CCPINTQ} + 70 \text{ mA}$ | $I_{CCPAUXQ} + 40 \text{ mA}$ | $I_{CCDDRQ} + 130 \text{ mA}$<br>per bank | $I_{CCINTQ} + 900 \text{ mA}$  | $I_{CCAUXQ} + 60 \text{ mA}$ | $I_{CCOQ} + 90 \text{ mA}$<br>per bank | $I_{CCOAUXXIOQ} + 40 \text{ mA}$<br>per bank | $I_{CCBRAMQ} + 90 \text{ mA}$ | mA    |
| XC7Z045 | $I_{CCPINTQ} + 70 \text{ mA}$ | $I_{CCPAUXQ} + 40 \text{ mA}$ | $I_{CCDDRQ} + 130 \text{ mA}$<br>per bank | $I_{CCINTQ} + 1400 \text{ mA}$ | $I_{CCAUXQ} + 60 \text{ mA}$ | $I_{CCOQ} + 90 \text{ mA}$<br>per bank | $I_{CCOAUXXIOQ} + 40 \text{ mA}$<br>per bank | $I_{CCBRAMQ} + 90 \text{ mA}$ | mA    |
| XC7Z100 | $I_{CCPINTQ} + 70 \text{ mA}$ | $I_{CCPAUXQ} + 40 \text{ mA}$ | $I_{CCDDRQ} + 130 \text{ mA}$<br>per bank | $I_{CCINTQ} + 2200 \text{ mA}$ | $I_{CCAUXQ} + 60 \text{ mA}$ | $I_{CCOQ} + 90 \text{ mA}$<br>per bank | $I_{CCOAUXXIOQ} + 40 \text{ mA}$<br>per bank | $I_{CCBRAMQ} + 90 \text{ mA}$ | mA    |

### Notes:

- Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.
- Typical values are specified at nominal voltage, 25°C.

Table 8: Power Supply Ramp Time

| Symbol            | Description   | Conditions                      | Min | Max | Units |
|-------------------|---|---------------------------------|-----|-----|-------|
| $T_{VCCPINT}$     | Ramp time from GND to 90% of $V_{CCPINT}$   |                                 | 0.2 | 50  | ms    |
| $T_{VCCPAUX}$     | Ramp time from GND to 90% of $V_{CCPAUX}$   |                                 | 0.2 | 50  | ms    |
| $T_{VCCO\_DDR}$   | Ramp time from GND to 90% of $V_{CCO\_DDR}$   |                                 | 0.2 | 50  | ms    |
| $T_{VCCO\_MIO}$   | Ramp time from GND to 90% of $V_{CCO\_MIO}$   |                                 | 0.2 | 50  | ms    |
| $T_{VCCINT}$      | Ramp time from GND to 90% of $V_{CCINT}$  |                                 | 0.2 | 50  | ms    |
| $T_{VCCO}$        | Ramp time from GND to 90% of $V_{CCO}$  |                                 | 0.2 | 50  | ms    |
| $T_{VCCAUX}$      | Ramp time from GND to 90% of $V_{CCAUX}$  |                                 | 0.2 | 50  | ms    |
| $T_{VCCAUX\_IO}$  | Ramp time from GND to 90% of $V_{CCAUX\_IO}$  |                                 | 0.2 | 50  | ms    |
| $T_{VCCBRAM}$     | Ramp time from GND to 90% of $V_{CCBRAM}$   |                                 | 0.2 | 50  | ms    |
| $T_{VCCO2VCCAUX}$ | Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625\text{V}$<br>and $V_{CCO\_MIO} - V_{CCPAUX} > 2.625\text{V}$ | $T_J = 100^\circ\text{C}^{(1)}$ | –   | 500 | ms    |
|                   |   | $T_J = 85^\circ\text{C}^{(1)}$  | –   | 800 |       |
| $T_{MGTAVCC}$     | Ramp time from GND to 90% of $V_{MGTAVCC}$  |                                 | 0.2 | 50  | ms    |
| $T_{MGTAVTT}$     | Ramp time from GND to 90% of $V_{MGTAVTT}$  |                                 | 0.2 | 50  | ms    |
| $T_{MGTVCCAUX}$   | Ramp time from GND to 90% of $V_{MGTVCCAUX}$  |                                 | 0.2 | 50  | ms    |

### Notes:

- Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with a worst case  $V_{CCO}$  of 3.465V.

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

## PS I/O Levels

Table 9: PS DC Input and Output Levels<sup>(1)</sup>

| Bank | I/O Standard | $V_{IL}$ |                    | $V_{IH}$           |                        | $V_{OL}$                 | $V_{OH}$                 | $I_{OL}$ | $I_{OH}$ |
|------|--------------|----------|--------------------|--------------------|------------------------|--------------------------|--------------------------|----------|----------|
|      |              | V, Min   | V, Max             | V, Min             | V, Max                 | V, Max                   | V, Min                   | mA       | mA       |
| MIO  | LVC MOS18    | -0.300   | 35% $V_{CCO\_MIO}$ | 65% $V_{CCO\_MIO}$ | $V_{CCO\_MIO} + 0.300$ | 0.450                    | $V_{CCO\_MIO} - 0.450$   | 8        | -8       |
| MIO  | LVC MOS25    | -0.300   | 0.700              | 1.700              | $V_{CCO\_MIO} + 0.300$ | 0.400                    | $V_{CCO\_MIO} - 0.400$   | 8        | -8       |
| MIO  | LVC MOS33    | -0.300   | 0.800              | 2.000              | 3.450                  | 0.400                    | $V_{CCO\_MIO} - 0.400$   | 8        | -8       |
| MIO  | HSTL_I_18    | -0.300   | $V_{PREF} - 0.100$ | $V_{PREF} + 0.100$ | $V_{CCO\_MIO} + 0.300$ | 0.400                    | $V_{CCO\_MIO} - 0.400$   | 8        | -8       |
| DDR  | SSTL18_I     | -0.300   | $V_{PREF} - 0.125$ | $V_{PREF} + 0.125$ | $V_{CCO\_DDR} + 0.300$ | $V_{CCO\_DDR}/2 - 0.470$ | $V_{CCO\_DDR}/2 + 0.470$ | 8        | -8       |
| DDR  | SSTL15       | -0.300   | $V_{PREF} - 0.100$ | $V_{PREF} + 0.100$ | $V_{CCO\_DDR} + 0.300$ | $V_{CCO\_DDR}/2 - 0.175$ | $V_{CCO\_DDR}/2 + 0.175$ | 13.0     | -13.0    |
| DDR  | SSTL135      | -0.300   | $V_{PREF} - 0.090$ | $V_{PREF} + 0.090$ | $V_{CCO\_DDR} + 0.300$ | $V_{CCO\_DDR}/2 - 0.150$ | $V_{CCO\_DDR}/2 + 0.150$ | 13.0     | -13.0    |
| DDR  | HSUL_12      | -0.300   | $V_{PREF} - 0.130$ | $V_{PREF} + 0.130$ | $V_{CCO\_DDR} + 0.300$ | 20% $V_{CCO\_DDR}$       | 80% $V_{CCO\_DDR}$       | 0.1      | -0.1     |

### Notes:

1. Tested according to relevant specifications.

Table 10: PS Complementary Differential DC Input and Output Levels

| Bank | I/O Standard  | $V_{ICM}^{(1)}$ |        |        | $V_{ID}^{(2)}$ |        | $V_{OL}^{(3)}$             | $V_{OH}^{(4)}$             | $I_{OL}$ | $I_{OH}$ |
|------|---------------|-----------------|--------|--------|----------------|--------|----------------------------|----------------------------|----------|----------|
|      |               | V, Min          | V, Typ | V, Max | V, Min         | V, Max | V, Max                     | V, Min                     | mA, Max  | mA, Min  |
| DDR  | DIFF_HSUL_12  | 0.300           | 0.600  | 0.850  | 0.100          | -      | 20% $V_{CCO}$              | 80% $V_{CCO}$              | 0.100    | -0.100   |
| DDR  | DIFF_SSTL135  | 0.300           | 0.675  | 1.000  | 0.100          | -      | $(V_{CCO\_DDR}/2) - 0.150$ | $(V_{CCO\_DDR}/2) + 0.150$ | 13.0     | -13.0    |
| DDR  | DIFF_SSTL15   | 0.300           | 0.750  | 1.125  | 0.100          | -      | $(V_{CCO\_DDR}/2) - 0.175$ | $(V_{CCO\_DDR}/2) + 0.175$ | 13.0     | -13.0    |
| DDR  | DIFF_SSTL18_I | 0.300           | 0.900  | 1.425  | 0.100          | -      | $(V_{CCO\_DDR}/2) - 0.470$ | $(V_{CCO\_DDR}/2) + 0.470$ | 8.00     | -8.00    |

### Notes:

1.  $V_{ICM}$  is the input common mode voltage.
2.  $V_{ID}$  is the input differential voltage ( $Q-\bar{Q}$ ).
3.  $V_{OL}$  is the single-ended low-output voltage.
4.  $V_{OH}$  is the single-ended high-output voltage.

## PL I/O Levels

Table 11: SelectIO DC Input and Output Levels<sup>(1)(2)</sup>

| I/O Standard           | $V_{IL}$ |                   | $V_{IH}$          |                   | $V_{OL}$            | $V_{OH}$            | $I_{OL}$ | $I_{OH}$ |
|------------------------|----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
|                        | V, Min   | V, Max            | V, Min            | V, Max            | V, Max              | V, Min              | mA       | mA       |
| HSTL_I                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8        | -8       |
| HSTL_I_12              | -0.300   | $V_{REF} - 0.080$ | $V_{REF} + 0.080$ | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | 6.3      | -6.3     |
| HSTL_I_18              | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8        | -8       |
| HSTL_II                | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16       | -16      |
| HSTL_II_18             | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16       | -16      |
| HSUL_12                | -0.300   | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% $V_{CCO}$       | 80% $V_{CCO}$       | 0.1      | -0.1     |
| LVC MOS12              | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 3   | Note 3   |
| LVC MOS15,<br>LVDCI_15 | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | Note 4   | Note 4   |
| LVC MOS18,<br>LVDCI_18 | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 5   | Note 5   |
| LVC MOS25              | -0.300   | 0.700             | 1.700             | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 6   | Note 6   |
| LVC MOS33              | -0.300   | 0.800             | 2.000             | 3.450             | 0.400               | $V_{CCO} - 0.400$   | Note 6   | Note 6   |
| LV TTL                 | -0.300   | 0.800             | 2.000             | 3.450             | 0.400               | 2.400               | Note 7   | Note 7   |
| MOBILE_DDR             | -0.300   | 20% $V_{CCO}$     | 80% $V_{CCO}$     | $V_{CCO} + 0.300$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 0.1      | -0.1     |
| PCI33_3                | -0.400   | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.500$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 1.5      | -0.5     |
| SSTL12                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 14.25    | -14.25   |
| SSTL135                | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.0     | -13.0    |
| SSTL135_R              | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.9      | -8.9     |
| SSTL15                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.0     | -13.0    |
| SSTL15_R               | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.9      | -8.9     |
| SSTL18_I               | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8        | -8       |
| SSTL18_II              | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.4     | -13.4    |

### Notes:

1. Tested according to relevant specifications.
2. 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
3. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.
4. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.
6. Supported drive strengths of 4, 8, 12, or 16 mA
7. Supported drive strengths of 4, 8, 12, 16, or 24 mA
8. For detailed interface specific DC voltage levels, see the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)).

**Table 12: Differential SelectIO DC Input and Output Levels**

| I/O Standard | $V_{ICM}^{(1)}$ |        |             | $V_{ID}^{(2)}$ |        |        | $V_{OCM}^{(3)}$ |                 |                 | $V_{OD}^{(4)}$ |        |        |
|--------------|-----------------|--------|-------------|----------------|--------|--------|-----------------|-----------------|-----------------|----------------|--------|--------|
|              | V, Min          | V, Typ | V, Max      | V, Min         | V, Typ | V, Max | V, Min          | V, Typ          | V, Max          | V, Min         | V, Typ | V, Max |
| BLVDS_25     | 0.300           | 1.200  | 1.425       | 0.100          | –      | –      | –               | 1.250           | –               | Note 5         |        |        |
| MINI_LVDS_25 | 0.300           | 1.200  | $V_{CCAUX}$ | 0.200          | 0.400  | 0.600  | 1.000           | 1.200           | 1.400           | 0.300          | 0.450  | 0.600  |
| PPDS_25      | 0.200           | 0.900  | $V_{CCAUX}$ | 0.100          | 0.250  | 0.400  | 0.500           | 0.950           | 1.400           | 0.100          | 0.250  | 0.400  |
| RSDS_25      | 0.300           | 0.900  | 1.500       | 0.100          | 0.350  | 0.600  | 1.000           | 1.200           | 1.400           | 0.100          | 0.350  | 0.600  |
| TMDS_33      | 2.700           | 2.965  | 3.230       | 0.150          | 0.675  | 1.200  | $V_{CCO}-0.405$ | $V_{CCO}-0.300$ | $V_{CCO}-0.190$ | 0.400          | 0.600  | 0.800  |

**Notes:**

- $V_{ICM}$  is the input common mode voltage.
- $V_{ID}$  is the input differential voltage ( $Q - \bar{Q}$ ).
- $V_{OCM}$  is the output common mode voltage.
- $V_{OD}$  is the output differential voltage ( $Q - \bar{Q}$ ).
- $V_{OD}$  for BLVDS will vary significantly depending on topology and loading.
- LVDS\_25 is specified in [Table 14](#).
- LVDS is specified in [Table 15](#).

**Table 13: Complementary Differential SelectIO DC Input and Output Levels**

| I/O Standard    | $V_{ICM}^{(1)}$ |        |        | $V_{ID}^{(2)}$ |        | $V_{OL}^{(3)}$        | $V_{OH}^{(4)}$        | $I_{OL}$ | $I_{OH}$ |
|-----------------|-----------------|--------|--------|----------------|--------|-----------------------|-----------------------|----------|----------|
|                 | V, Min          | V, Typ | V, Max | V, Min         | V, Max | V, Max                | V, Min                | mA, Max  | mA, Min  |
| DIFF_HSTL_I     | 0.300           | 0.750  | 1.125  | 0.100          | –      | 0.400                 | $V_{CCO}-0.400$       | 8.00     | –8.00    |
| DIFF_HSTL_I_18  | 0.300           | 0.900  | 1.425  | 0.100          | –      | 0.400                 | $V_{CCO}-0.400$       | 8.00     | –8.00    |
| DIFF_HSTL_II    | 0.300           | 0.750  | 1.125  | 0.100          | –      | 0.400                 | $V_{CCO}-0.400$       | 16.00    | –16.00   |
| DIFF_HSTL_II_18 | 0.300           | 0.900  | 1.425  | 0.100          | –      | 0.400                 | $V_{CCO}-0.400$       | 16.00    | –16.00   |
| DIFF_HSUL_12    | 0.300           | 0.600  | 0.850  | 0.100          | –      | 20% $V_{CCO}$         | 80% $V_{CCO}$         | 0.100    | –0.100   |
| DIFF_MOBILE_DDR | 0.300           | 0.900  | 1.425  | 0.100          | –      | 10% $V_{CCO}$         | 90% $V_{CCO}$         | 0.100    | –0.100   |
| DIFF_SSTL12     | 0.300           | 0.600  | 0.850  | 0.100          | –      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 14.25    | –14.25   |
| DIFF_SSTL135    | 0.300           | 0.675  | 1.000  | 0.100          | –      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 13.0     | –13.0    |
| DIFF_SSTL135_R  | 0.300           | 0.675  | 1.000  | 0.100          | –      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 8.9      | –8.9     |
| DIFF_SSTL15     | 0.300           | 0.750  | 1.125  | 0.100          | –      | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 13.0     | –13.0    |
| DIFF_SSTL15_R   | 0.300           | 0.750  | 1.125  | 0.100          | –      | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 8.9      | –8.9     |
| DIFF_SSTL18_I   | 0.300           | 0.900  | 1.425  | 0.100          | –      | $(V_{CCO}/2) - 0.470$ | $(V_{CCO}/2) + 0.470$ | 8.00     | –8.00    |
| DIFF_SSTL18_II  | 0.300           | 0.900  | 1.425  | 0.100          | –      | $(V_{CCO}/2) - 0.600$ | $(V_{CCO}/2) + 0.600$ | 13.4     | –13.4    |

**Notes:**

- $V_{ICM}$  is the input common mode voltage.
- $V_{ID}$  is the input differential voltage ( $Q - \bar{Q}$ ).
- $V_{OL}$  is the single-ended low-output voltage.
- $V_{OH}$  is the single-ended high-output voltage.

## LVDS DC Specifications (LVDS\_25)

The LVDS\_25 standard is available in the HR I/O banks.

Table 14: LVDS\_25 DC Specifications<sup>(1)</sup>

| Symbol      | DC Parameter   | Conditions  | Min   | Typ   | Max   | Units |
|-------------|--|---|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage   |   | 2.375 | 2.500 | 2.625 | V     |
| $V_{OH}$    | Output High Voltage for Q and $\bar{Q}$  | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\bar{Q}$   | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 0.700 | –     | –     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\bar{Q}$ ),<br>Q = High ( $\bar{Q}$ – Q), $\bar{Q}$ = High | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage   | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\bar{Q}$ ), Q = High ( $\bar{Q}$ – Q), $\bar{Q}$ = High     |   | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage  |   | 0.300 | 1.200 | 1.425 | V     |

**Notes:**

1. Differential inputs for LVDS\_25 can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide (UG471)* for more information.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

Table 15: LVDS DC Specifications<sup>(1)</sup>

| Symbol      | DC Parameter   | Conditions  | Min   | Typ   | Max   | Units |
|-------------|--|---|-------|-------|-------|-------|
| $V_{CCO}$   | Supply Voltage   |   | 1.710 | 1.800 | 1.890 | V     |
| $V_{OH}$    | Output High Voltage for Q and $\bar{Q}$  | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low Voltage for Q and $\bar{Q}$   | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 0.825 | –     | –     | V     |
| $V_{ODIFF}$ | Differential Output Voltage (Q – $\bar{Q}$ ),<br>Q = High ( $\bar{Q}$ – Q), $\bar{Q}$ = High | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output Common-Mode Voltage   | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential Input Voltage (Q – $\bar{Q}$ ),<br>Q = High ( $\bar{Q}$ – Q), $\bar{Q}$ = High  | Common-mode input voltage = 1.25V                 | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input Common-Mode Voltage  | Differential input voltage = $\pm 350$ mV         | 0.300 | 1.200 | 1.425 | V     |

**Notes:**

1. Differential inputs for LVDS can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide (UG471)* for more information.

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in ISE® Design Suite 14.6 v1.07 and Vivado® Design Suite 2013.2 v1.07 for the -3, -2, and -1 speed grades.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### **Advance Product Specification**

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### **Preliminary Product Specification**

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Zynq-7000 devices.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 16](#) correlates the current status of each Zynq-7000 device on a per speed grade basis.

*Table 16: Zynq-7000 Device Speed Grade Designations*

| Device  | Speed Grade Designations |             |            |
|---------|--------------------------|-------------|------------|
|         | Advance                  | Preliminary | Production |
| XC7Z030 |                          |             | -3, -2, -1 |
| XC7Z045 |                          |             | -3, -2, -1 |
| XC7Z100 |                          |             | -2, -1     |

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 17](#) lists the production released Zynq-7000 device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 17: Zynq-7000 Device Production Software and Speed Specification Release**

| Device  | Speed Grade Designations                           |                           |    |
|---------|--|---------------------------|----|
|         | -3   | -2                        | -1 |
| XC7Z030 | ISE tools 14.5 v1.06 and Vivado tools 2013.1 v1.06 |                           |    |
| XC7Z045 | ISE tools 14.5 v1.06 and Vivado tools 2013.1 v1.06 |                           |    |
| XC7Z100 | N/A  | Vivado tools 2013.2 v1.07 |    |

## PS Performance Characteristics

For further design requirement details, refer to the *Zynq-7000 All Programmable SoC Technical Reference Manual* ([UG585](#)).

**Table 18: CPU Clock Domains Performance**

| Symbol   | Clock Ratio | Description                    | Speed Grade |     |     | Units |
|--|-------------|--------------------------------|-------------|-----|-----|-------|
|  |             |                                | -3          | -2  | -1  |       |
| $F_{\text{CPU\_6X4X\_621\_MAX}}$ <sup>(1)(2)</sup> | 6:2:1       | Maximum CPU clock frequency    | 1000        | 800 | 667 | MHz   |
| $F_{\text{CPU\_3X2X\_621\_MAX}}$                   |             | Maximum CPU_3X clock frequency | 500         | 400 | 333 | MHz   |
| $F_{\text{CPU\_2X\_621\_MAX}}$                     |             | Maximum CPU_2X clock frequency | 333         | 266 | 222 | MHz   |
| $F_{\text{CPU\_1X\_621\_MAX}}$                     |             | Maximum CPU_1X clock frequency | 167         | 133 | 111 | MHz   |
| $F_{\text{CPU\_6X4X\_421\_MAX}}$ <sup>(1)</sup>    | 4:2:1       | Maximum CPU clock frequency    | 710         | 600 | 533 | MHz   |
| $F_{\text{CPU\_3X2X\_421\_MAX}}$                   |             | Maximum CPU_3X clock frequency | 355         | 300 | 267 | MHz   |
| $F_{\text{CPU\_2X\_421\_MAX}}$                     |             | Maximum CPU_2X clock frequency | 355         | 300 | 267 | MHz   |
| $F_{\text{CPU\_1X\_421\_MAX}}$                     |             | Maximum CPU_1X clock frequency | 178         | 150 | 133 | MHz   |

**Notes:**

- The maximum frequency during BootROM execution is 500 MHz across all speed specifications.
- When the processor cores operate  $F_{\text{CPU\_6X4X\_621\_MAX}}$  at 1 GHz (-3E speed grade), the  $V_{\text{CCPINT}}$  minimum is 0.97V and the  $V_{\text{CCPINT}}$  maximum is 1.03V.

**Table 19: PS DDR Clock Domains Performance<sup>(1)</sup>**

| Symbol                     | Description                          | Speed Grade         |      |      | Units |
|----------------------------|--------------------------------------|---------------------|------|------|-------|
|                            |                                      | -3                  | -2   | -1   |       |
| $F_{\text{DDR3\_MAX}}$     | Maximum DDR3 interface performance   | 1333 <sup>(2)</sup> | 1066 | 1066 | Mb/s  |
| $F_{\text{DDR3L\_MAX}}$    | Maximum DDR3L interface performance  | 1066                | 1066 | 1066 | Mb/s  |
| $F_{\text{DDR2\_MAX}}$     | Maximum DDR2 interface performance   | 800                 | 800  | 800  | Mb/s  |
| $F_{\text{LPDDR2\_MAX}}$   | Maximum LPDDR2 interface performance | 800                 | 800  | 800  | Mb/s  |
| $F_{\text{DDRCLK\_2XMAX}}$ | Maximum DDR_2X clock frequency       | 444                 | 408  | 355  | MHz   |

**Notes:**

- All performance numbers apply to both internal and external  $V_{\text{REF}}$  configurations.
- When a DDR interface operates at 1333 Mb/s, the  $V_{\text{CCPINT}}$  minimum is 0.97V and the  $V_{\text{CCPINT}}$  maximum is 1.03V.

**Table 20: PS-PL Interface Performance**

| Symbol                    | Description  | Min | Max | Units |
|---------------------------|--|-----|-----|-------|
| $F_{\text{EMIOGEMCLK}}$   | EMIO gigabit Ethernet controller maximum frequency | –   | 125 | MHz   |
| $F_{\text{EMIOSDCLK}}$    | EMIO SD controller maximum frequency               | –   | 25  | MHz   |
| $F_{\text{EMIOSPICLK}}$   | EMIO SPI controller maximum frequency              | –   | 25  | MHz   |
| $F_{\text{EMIOJTAGCLK}}$  | EMIO JTAG controller maximum frequency             | –   | 20  | MHz   |
| $F_{\text{EMIOTRACECLK}}$ | EMIO trace controller maximum frequency            | –   | 125 | MHz   |

**Table 20: PS-PL Interface Performance (Cont'd)**

| Symbol                  | Description                            | Min | Max | Units |
|-------------------------|--|-----|-----|-------|
| F <sub>FTMCLK</sub>     | Fabric trace monitor maximum frequency | –   | 125 | MHz   |
| F <sub>EMIODMACLK</sub> | DMA maximum frequency                  | –   | 100 | MHz   |
| F <sub>AXI_MAX</sub>    | Maximum AXI interface performance      | –   | 250 | MHz   |

## PS Switching Characteristics

### Clocks

**Table 21: System Reference Clock Input Requirements**

| Symbol                | Description                       | Min | Typ | Max  | Units |
|-----------------------|-----------------------------------|-----|-----|------|-------|
| T <sub>JTPSCLK</sub>  | PS_CLK RMS clock jitter tolerance | –   | –   | ±0.5 | %     |
| T <sub>DCPSCLK</sub>  | PS_CLK duty cycle                 | 40  | –   | 60   | %     |
| T <sub>RFPSCCLK</sub> | PS_CLK rise and fall time         | –   | 4   | –    | ns    |
| F <sub>PSCLK</sub>    | PS_CLK frequency                  | 30  | –   | 60   | MHz   |

**Table 22: PS PLL Switching Characteristics**

| Symbol                  | Description                  | Speed Grade |      |      | Units |
|-------------------------|------------------------------|-------------|------|------|-------|
|                         |                              | -3          | -2   | -1   |       |
| T <sub>LOCK_PSPLL</sub> | PLL maximum lock time        | 60          | 60   | 60   | µs    |
| F <sub>PSPLL_MAX</sub>  | PLL maximum output frequency | 2000        | 1800 | 1600 | MHz   |
| F <sub>PSPLL_MIN</sub>  | PLL minimum output frequency | 780         | 780  | 780  | MHz   |

### Resets

**Table 23: PS Reset Requirements**

| Symbol             | Description                                     | Min | Typ | Max | Units               |
|--------------------|---|-----|-----|-----|---------------------|
| T <sub>PSPOR</sub> | Required PS_POR_B assertion time <sup>(1)</sup> | 100 | –   | –   | µs                  |
| T <sub>PSRST</sub> | Required PS_SRST_B assertion time               | 3   | –   | –   | PS_CLK Clock Cycles |

**Notes:**

1. PS\_POR\_B needs to be asserted low until PS supply voltages reach minimum levels.

## PS Configuration

**Table 24: Processor Configuration Access Port Switching Characteristics**

| Symbol              | Description  | Min | Typ | Max | Units |
|---------------------|--|-----|-----|-----|-------|
| F <sub>PCAPCK</sub> | Maximum processor configuration access port (PCAP) frequency | –   | –   | 100 | MHz   |



## DDR Memory Interfaces

**Table 25: DDR3 Interface Switching Characteristics (1333 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min   | Max  | Units    |
|------------------|---|-------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 450   | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 95    | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 222   | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | –0.11 | 0.08 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 465   | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 528   | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.5V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

**Table 26: DDR3 Interface Switching Characteristics (1066 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min   | Max  | Units    |
|------------------|---|-------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 450   | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 100   | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 350   | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | –0.10 | 0.10 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 560   | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 658   | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.5V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

**Table 27: DDR3L Interface Switching Characteristics (1066 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min   | Max  | Units    |
|------------------|---|-------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 450   | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 189   | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 267   | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | –0.13 | 0.04 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 410   | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 629   | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.35V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

**Table 28: DDR3L Interface Switching Characteristics (800 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min   | Max  | Units    |
|------------------|---|-------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 500   | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 321   | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 380   | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | –0.12 | 0.04 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 636   | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 853   | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.35V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

**Table 29: LPDDR2 Interface Switching Characteristics (800 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min  | Max  | Units    |
|------------------|---|------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 500  | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 111  | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 318  | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | 0.91 | 1.10 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 132  | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 363  | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.2V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

**Table 30: LPDDR2 Interface Switching Characteristics (400 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min  | Max  | Units    |
|------------------|---|------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 500  | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 561  | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 852  | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | 0.91 | 1.08 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 617  | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 918  | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.2V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

**Table 31: DDR2 Interface Switching Characteristics (800 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min   | Max  | Units    |
|------------------|---|-------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 500   | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 147   | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 376   | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | –0.07 | 0.08 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 732   | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 938   | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.8V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

**Table 32: DDR2 Interface Switching Characteristics (400 Mb/s)<sup>(1)</sup>**

| Symbol           | Description   | Min   | Max  | Units    |
|------------------|---|-------|------|----------|
| $T_{DQVALID}$    | Input data valid window                               | 500   | –    | ps       |
| $T_{DQDS}^{(2)}$ | Output DQ to DQS skew                                 | 385   | –    | ps       |
| $T_{DQDH}^{(3)}$ | Output DQS to DQ skew                                 | 662   | –    | ps       |
| $T_{DQSS}$       | Output clock to DQS skew                              | –0.11 | 0.06 | $T_{CK}$ |
| $T_{CACK}^{(4)}$ | Command/address output setup time with respect to CLK | 1760  | –    | ps       |
| $T_{CKCA}^{(5)}$ | Command/address output hold time with respect to CLK  | 1739  | –    | ps       |

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.8V \pm 5\%$ .
2. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.




Figure 1: DDR Output Timing Diagram




Figure 2: DDR Input Timing Diagram

## Static Memory Controller

Table 33: SMC Interface Delay Characteristics<sup>(1)(2)</sup>

| Symbol                | Description   | Min  | Max  | Units |
|-----------------------|---|------|------|-------|
| T <sub>NANDDOUT</sub> | NAND_IO output delay from last register to pad                  | 4.12 | 6.45 | ns    |
| T <sub>NANDALE</sub>  | NAND_ALE output delay from last register to pad                 | 5.08 | 6.33 | ns    |
| T <sub>NANDCLE</sub>  | NAND_CLE output delay from last register to pad                 | 4.87 | 6.40 | ns    |
| T <sub>NANDWE</sub>   | NAND_WE_B output delay from last register to pad                | 4.69 | 5.89 | ns    |
| T <sub>NANDRE</sub>   | NAND_RE_B output delay from last register to pad                | 5.12 | 6.44 | ns    |
| T <sub>NANDCE</sub>   | NAND_CE_B output delay from last register to pad                | 4.68 | 5.89 | ns    |
| T <sub>NANDDIN</sub>  | NAND_IO setup time and input delay from pad to first register   | 1.48 | 3.09 | ns    |
| T <sub>NANDBUSY</sub> | NAND_BUSY setup time and input delay from pad to first register | 2.48 | 3.33 | ns    |
| T <sub>SRAMA</sub>    | SRAM_A output delay from last register to pad                   | 3.94 | 5.73 | ns    |
| T <sub>SRAMDOUT</sub> | SRAM_DQ output delay from last register to pad                  | 4.66 | 6.45 | ns    |
| T <sub>SRAMCE</sub>   | SRAM_CE output delay from last register to pad                  | 4.57 | 5.95 | ns    |
| T <sub>SRAMOE</sub>   | SRAM_OE_B output delay from last register to pad                | 4.79 | 6.13 | ns    |
| T <sub>SRAMBLS</sub>  | SRAM_BLS_B output delay from last register to pad               | 5.25 | 6.74 | ns    |
| T <sub>SRAMWE</sub>   | SRAM_WE_B output delay from last register to pad                | 5.12 | 6.48 | ns    |
| T <sub>SRAMDIN</sub>  | SRAM_DQ setup time and input delay from pad to first register   | 1.93 | 3.05 | ns    |
| T <sub>SRAMWAIT</sub> | SRAM_WAIT setup time and input delay from pad to first register | 2.26 | 3.15 | ns    |

**Notes:**

1. All parameters do not include the package flight time and register controlled delays.
2. Refer to the ARM® PrimeCell® Static Memory Controller (PL350 series) Technical Reference Manual for more SMC timing details.

## Quad-SPI Interfaces

Table 34: Quad-SPI Interface Switching Characteristics

| Symbol                                    | Description                              | Load Conditions       | Min                                 | Max                | Units                           |
|---|--|-----------------------|-------------------------------------|--------------------|---------------------------------|
| <b>Feedback Clock Enabled</b>             |  |                       |                                     |                    |                                 |
| T <sub>DCQSPICLK1</sub>                   | Quad-SPI clock duty cycle                | All <sup>(1)(2)</sup> | 44                                  | 56                 | %                               |
| T <sub>QSPICKO1</sub>                     | Data and slave select output delay       | 15 pF <sup>(1)</sup>  | -0.10                               | 3.40               | ns                              |
|   |  | 30 pF <sup>(2)</sup>  | -1.00                               | 3.80               |                                 |
| T <sub>QSPIDCK1</sub>                     | Input data setup time                    | 15 pF <sup>(1)</sup>  | 2.00                                | -                  | ns                              |
|   |  | 30 pF <sup>(2)</sup>  | 3.30                                | -                  |                                 |
| T <sub>QSPICKD1</sub>                     | Input data hold time                     | 15 pF <sup>(1)</sup>  | 1.30                                | -                  | ns                              |
|   |  | 30 pF <sup>(2)</sup>  | 1.50                                | -                  |                                 |
| T <sub>QSPISSCLK1</sub>                   | Slave select asserted to next clock edge | All <sup>(1)(2)</sup> | 1                                   | -                  | F <sub>QSPI_REF_CLK</sub> cycle |
| T <sub>QSPICLKSS1</sub>                   | Clock edge to slave select deasserted    | All <sup>(1)(2)</sup> | 1                                   | -                  | F <sub>QSPI_REF_CLK</sub> cycle |
| F <sub>QSPICLK1</sub>                     | Quad-SPI device clock frequency          | 15 pF <sup>(1)</sup>  | -                                   | 100 <sup>(3)</sup> | MHz                             |
|   |  | 30 pF <sup>(2)</sup>  | -                                   | 70 <sup>(3)</sup>  |                                 |
| <b>Feedback Clock Disabled</b>            |  |                       |                                     |                    |                                 |
| T <sub>DCQSPICLK2</sub>                   | Quad-SPI clock duty cycle                | All <sup>(1)(2)</sup> | 44                                  | 56                 | %                               |
| T <sub>QSPICKO2</sub>                     | Data and slave select output delay       | 15 pF <sup>(1)</sup>  | -0.10                               | 3.80               | ns                              |
|   |  | 30 pF <sup>(2)</sup>  | -1.00                               | 3.80               | ns                              |
| T <sub>QSPIDCK2</sub>                     | Input data setup time <sup>(4)</sup>     | All <sup>(1)(2)</sup> | $11 - \frac{1}{F_{QSPI\_REF\_CLK}}$ | -                  | ns                              |
| T <sub>QSPICKD2</sub>                     | Input data hold time                     | All <sup>(1)(2)</sup> | $\frac{1}{2 \times F_{QSPICLK2}}$   | -                  | ns                              |
| T <sub>QSPISSCLK2</sub>                   | Slave select asserted to next clock edge | All <sup>(1)(2)</sup> | 1                                   | -                  | F <sub>QSPI_REF_CLK</sub> cycle |
| T <sub>QSPICLKSS2</sub>                   | Clock edge to slave select deasserted    | All <sup>(1)(2)</sup> | 1                                   | -                  | F <sub>QSPI_REF_CLK</sub> cycle |
| F <sub>QSPICLK2</sub>                     | Quad-SPI device clock frequency          | All <sup>(1)(2)</sup> | -                                   | 40                 | MHz                             |
| <b>Feedback Clock Enabled or Disabled</b> |  |                       |                                     |                    |                                 |
| F <sub>QSPI_REF_CLK</sub>                 | Quad-SPI reference clock frequency       | All <sup>(1)(2)</sup> | -                                   | 200                | MHz                             |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads, feedback clock pin has no load. Quad-SPI single slave select 4-bit I/O mode.
2. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 30 pF loads in 4-bit stacked I/O configuration, feedback clock pin has no load. Quad-SPI single slave select 4-bit I/O mode.
3. Requires appropriate component selection/board design.
4. Use 0 ns as the input data setup time when the calculated T<sub>QSPIDCK2</sub> value is negative.




Figure 3: Quad-SPI Interface (Feedback Clock Enabled) Timing Diagram




Figure 4: Quad-SPI Interface (Feedback Clock Disabled) Timing Diagram



## ULPI Interfaces

Table 35: ULPI Interface Clock Receiving Mode Switching Characteristics<sup>(1)(2)</sup>

| Symbol        | Description                             | Min  | Typ | Max  | Units |
|---------------|---|------|-----|------|-------|
| $T_{ULPIDCK}$ | Input setup to ULPI clock, all inputs   | 3.00 | –   | –    | ns    |
| $T_{ULPICKD}$ | Input hold to ULPI clock, all inputs    | 1.00 | –   | –    | ns    |
| $T_{ULPICKO}$ | ULPI clock to output valid, all outputs | 1.70 | –   | 8.86 | ns    |
| $F_{ULPICLK}$ | ULPI device clock frequency             | –    | 60  | –    | MHz   |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads, 60 MHz device clock frequency.
2. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.




Figure 5: ULPI Interface Timing Diagram


## RGMI and MDIO Interfaces

Table 36: RGMI and MDIO Interface Switching Characteristics<sup>(1)(2)(3)</sup>

| Symbol               | Description  | Min   | Typ | Max  | Units |
|----------------------|--|-------|-----|------|-------|
| $T_{DCGETXCLK}$      | Transmit clock duty cycle                            | 45    | –   | 55   | %     |
| $T_{GEMTXCKO}$       | RGMI_TX_D[3:0], RGMI_TX_CTL output clock to out time | –0.50 | –   | 0.50 | ns    |
| $T_{GEMRXDCK}$       | RGMI_RX_D[3:0], RGMI_RX_CTL input setup time         | 0.80  | –   | –    | ns    |
| $T_{GEMRXCKD}$       | RGMI_RX_D[3:0], RGMI_RX_CTL input hold time          | 0.80  | –   | –    | ns    |
| $T_{MDIOCLK}$        | MDC output clock period                              | 400   | –   | –    | ns    |
| $T_{MDIOCKH}$        | MDC clock High time                                  | 160   | –   | –    | ns    |
| $T_{MDIOCKL}$        | MDC clock Low time                                   | 160   | –   | –    | ns    |
| $T_{MDIODCK}$        | MDIO input data setup time                           | 80    | –   | –    | ns    |
| $T_{MDIOCKD}$        | MDIO input data hold time                            | 0     | –   | –    | ns    |
| $T_{MDIOCKO}$        | MDIO data output delay                               | –20   | –   | 170  | ns    |
| $F_{GETXCLK}$        | RGMI_TX_CLK transmit clock frequency                 | –     | 125 | –    | MHz   |
| $F_{GERXCLK}$        | RGMI_RX_CLK receive clock frequency                  | –     | 125 | –    | MHz   |
| $F_{ENET\_REF\_CLK}$ | Ethernet reference clock frequency                   | –     | 125 | –    | MHz   |

**Notes:**

1. Test conditions: LVCMOS25, fast slew rate, 8 mA drive strength, 15 pF loads. Values in this table are specified during 1000 Mb/s operation.
2. LVCMOS25 slow slew rate and LVCMOS33 are not supported.
3. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.



DS191\_06\_022013

Figure 6: RGMI Interface Timing Diagram

## SD/SDIO Interfaces

Table 37: SD/SDIO Interface High Speed Mode Switching Characteristics<sup>(1)</sup>

| Symbol             | Description                               | Min  | Typ | Max   | Units |
|--------------------|---|------|-----|-------|-------|
| $T_{DCSDHCLK}$     | SD device clock duty cycle                | –    | 50  | –     | %     |
| $T_{SDHSCO}$       | Clock to output delay, all outputs        | 2.00 | –   | 12.00 | ns    |
| $T_{SDHSDCK}$      | Input setup time, all inputs              | 3.00 | –   | –     | ns    |
| $T_{SDHSCKD}$      | Input hold time, all inputs               | 1.05 | –   | –     | ns    |
| $F_{SD\_REF\_CLK}$ | SD reference clock frequency              | –    | –   | 125   | MHz   |
| $F_{SDHCLK}$       | High speed mode SD device clock frequency | 0    | –   | 50    | MHz   |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 7: SD/SDIO Interface High Speed Mode Timing Diagram

Table 38: SD/SDIO Interface Switching Characteristics<sup>(1)</sup>

| Symbol             | Description                             | Min  | Typ | Max   | Units |
|--------------------|---|------|-----|-------|-------|
| $T_{DCSDSCLK}$     | SD device clock duty cycle              | –    | 50  | –     | %     |
| $T_{SDSCKO}$       | Clock to output delay, all outputs      | 2.00 | –   | 12.00 | ns    |
| $T_{SDSDCK}$       | Input setup time, all inputs            | 4.00 | –   | –     | ns    |
| $T_{SDSCKD}$       | Input hold time, all inputs             | 3.00 | –   | –     | ns    |
| $F_{SD\_REF\_CLK}$ | SD reference clock frequency            | –    | –   | 125   | MHz   |
| $F_{SDIDCLK}$      | Clock frequency in identification mode  | –    | –   | 400   | KHz   |
| $F_{SDSCLK}$       | Standard mode SD device clock frequency | 0    | –   | 25    | MHz   |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 8: SD/SDIO Interface Standard Mode Timing Diagram


## I2C Interfaces

Table 39: I2C Fast Mode Interface Switching Characteristics<sup>(1)</sup>

| Symbol          | Description                     | Min | Typ | Max | Units |
|-----------------|---------------------------------|-----|-----|-----|-------|
| $T_{DCI2CFCLK}$ | I2C{0,1}SCL duty cycle          | –   | 50  | –   | %     |
| $T_{I2CFCKO}$   | I2C{0,1}SDAO clock to out delay | –   | –   | 900 | ns    |
| $T_{I2CFDCK}$   | I2C{0,1}SDAI setup time         | 100 | –   | –   | ns    |
| $F_{I2CFCLK}$   | I2C{0,1}SCL clock frequency     | –   | –   | 400 | KHz   |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.



DS191\_08\_022013


Figure 9: I2C Fast Mode Interface Timing Diagram

Table 40: I2C Standard Mode Interface Switching Characteristics<sup>(1)</sup>

| Symbol          | Description                     | Min | Typ | Max  | Units |
|-----------------|---------------------------------|-----|-----|------|-------|
| $T_{DCI2CSCLK}$ | I2C{0,1}SCL duty cycle          | –   | 50  | –    | %     |
| $T_{I2CSCKO}$   | I2C{0,1}SDAO clock to out delay | –   | –   | 3450 | ns    |
| $T_{I2CSDCK}$   | I2C{0,1}SDAI setup time         | 250 | –   | –    | ns    |
| $F_{I2CSCLK}$   | I2C{0,1}SCL clock frequency     | –   | –   | 100  | KHz   |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.



DS191\_09\_022013

Figure 10: I2C Standard Mode Interface Timing Diagram

## SPI Interfaces

Table 41: SPI Master Mode Interface Switching Characteristics<sup>(1)</sup>

| Symbol              | Description                                       | Min   | Typ | Max    | Units                      |
|---------------------|---|-------|-----|--------|----------------------------|
| $T_{DCMSPICLK}$     | SPI master mode clock duty cycle                  | –     | 50  | –      | %                          |
| $T_{MSPIDCK}$       | Input setup time for SPI{0,1}_MISO                | 2.00  | –   | –      | ns                         |
| $T_{MSPICKD}$       | Input hold time for SPI{0,1}_MISO                 | 8.20  | –   | –      | ns                         |
| $T_{MSPICKO}$       | Output delay for SPI{0,1}_MOSI and SPI{0,1}_SS    | –3.10 | –   | 3.90   | ns                         |
| $T_{MSPISSCLK}$     | Slave select asserted to first active clock edge  | 1     | –   | –      | $F_{SPI\_REF\_CLK}$ cycles |
| $T_{MSPICKSS}$      | Last active clock edge to slave select deasserted | 0.5   | –   | –      | $F_{SPI\_REF\_CLK}$ cycles |
| $F_{MSPICLK}$       | SPI master mode device clock frequency            | –     | –   | 50.00  | MHz                        |
| $F_{SPI\_REF\_CLK}$ | SPI reference clock frequency                     | –     | –   | 200.00 | MHz                        |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 11: SPI Master (CPHA = 0) Interface Timing Diagram




Figure 12: SPI Master (CPHA = 1) Interface Timing Diagram

Table 42: SPI Slave Mode Interface Switching Characteristics<sup>(1)(2)</sup>

| Symbol              | Description  | Min | Max | Units                      |
|---------------------|--|-----|-----|----------------------------|
| $T_{SSPIDCK}$       | Input setup time for SPI{0,1}_MOSI and SPI{0,1}_SS | 1   | –   | $F_{SPI\_REF\_CLK}$ cycles |
| $T_{SSPICKD}$       | Input hold time for SPI{0,1}_MOSI and SPI{0,1}_SS  | 1   | –   | $F_{SPI\_REF\_CLK}$ cycles |
| $T_{SSPICKO}$       | Output delay for SPI{0,1}_MISO                     | 0   | 2.6 | $F_{SPI\_REF\_CLK}$ cycles |
| $T_{SSPISCLK}$      | Slave select asserted to first active clock edge   | 1   | –   | $F_{SPI\_REF\_CLK}$ cycles |
| $T_{SSPICKSS}$      | Last active clock edge to slave select deasserted  | 1   | –   | $F_{SPI\_REF\_CLK}$ cycles |
| $F_{SSPICKLK}$      | SPI slave mode device clock frequency              | –   | 25  | MHz                        |
| $F_{SPI\_REF\_CLK}$ | SPI reference clock frequency                      | –   | 200 | MHz                        |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.
2. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.




Figure 13: SPI Slave (CPHA = 0) Interface Timing Diagram




Figure 14: SPI Slave (CPHA = 1) Interface Timing Diagram

## CAN Interfaces

Table 43: CAN Interface Switching Characteristics<sup>(1)</sup>

| Symbol              | Description                                      | Min | Max | Units   |
|---------------------|--|-----|-----|---------|
| $T_{PWCANRX}$       | Minimum receive pulse width                      | 1   | –   | $\mu$ s |
| $T_{PWCANTX}$       | Minimum transmit pulse width                     | 1   | –   | $\mu$ s |
| $F_{CAN\_REF\_CLK}$ | Internally sourced CAN reference clock frequency | –   | 100 | MHz     |
|                     | Externally sourced CAN reference clock frequency | –   | 40  | MHz     |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.

## PJTAG Interfaces

Table 44: PJTAG Interface<sup>(1)(2)</sup>

| Symbol         | Description              | Min | Max  | Units |
|----------------|--------------------------|-----|------|-------|
| $T_{PJTAGDCK}$ | PJTAG input setup time   | 2.4 | –    | ns    |
| $T_{PJTAGCKD}$ | PJTAG input hold time    | 2.0 | –    | ns    |
| $T_{PJTAGCKO}$ | PJTAG clock to out delay | –   | 12.5 | ns    |
| $T_{PJTAGCLK}$ | PJTAG clock frequency    | –   | 20   | MHz   |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.
2. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.




Figure 15: PJTAG Interface Timing Diagram

## UART Interfaces

Table 45: UART Interface Switching Characteristics<sup>(1)</sup>

| Symbol               | Description                    | Min | Max | Units |
|----------------------|--------------------------------|-----|-----|-------|
| $BAUD_{TXMAX}$       | Maximum transmit baud rate     | –   | 1   | Mb/s  |
| $BAUD_{RXMAX}$       | Maximum receive baud rate      | –   | 1   | Mb/s  |
| $F_{UART\_REF\_CLK}$ | UART reference clock frequency | –   | 100 | MHz   |

**Notes:**

1. Test conditions: LVCMOS33, slow slew rate, 8 mA drive strength, 15 pF loads.

## GPIO Interfaces

Table 46: GPIO Banks Switching Characteristics<sup>(1)</sup>

| Symbol               | Description            | Min          | Max | Units |
|----------------------|------------------------|--------------|-----|-------|
| T <sub>PWGPIOH</sub> | Input high pulse width | 10 x 1/cpu1x | –   | μs    |
| T <sub>PWGPIOL</sub> | Input low pulse width  | 10 x 1/cpu1x | –   | μs    |

**Notes:**

1. Pulse width requirement for interrupt.




Figure 16: GPIO Interface Timing Diagram

## Trace Interface

Table 47: Trace Interface Switching Characteristics<sup>(1)</sup>

| Symbol                | Description                              | Min  | Max | Units |
|-----------------------|--|------|-----|-------|
| T <sub>TCECKO</sub>   | Trace clock to output delay, all outputs | –1.4 | 1.5 | ns    |
| T <sub>DCTCECLK</sub> | Trace clock duty cycle                   | 40   | 60  | %     |
| F <sub>TCECLK</sub>   | Trace clock frequency                    | –    | 80  | MHz   |

**Notes:**

1. Test conditions: LVCMOS25, fast slew rate, 8 mA drive strength, 15 pF loads.

## Triple Timer Counter Interface

Table 48: Triple Timer Counter interface Switching Characteristics<sup>(1)</sup>

| Symbol                 | Description                                      | Min           | Max     | Units |
|------------------------|--|---------------|---------|-------|
| T <sub>PWTTCOCLK</sub> | Triple time counter output clock pulse width     | 2 x 1/cpu1x   | –       | ns    |
| F <sub>TTCOCLK</sub>   | Triple time counter output clock frequency       | –             | cpu1x/4 | MHz   |
| T <sub>TTICLKH</sub>   | Triple time counter input clock high pulse width | 1.5 x 1/cpu1x | –       | ns    |
| T <sub>TTICLKL</sub>   | Triple time counter input clock low pulse width  | 1.5 x 1/cpu1x | –       | ns    |
| F <sub>TTICLCLK</sub>  | Triple time counter input clock frequency        | –             | cpu1x/3 | MHz   |

**Notes:**

1. All timing values assume an ideal external input clock. Actual design system timing budgets should account for additional external clock jitter.

## Watchdog Timer

Table 49: Watchdog Timer Switching Characteristics

| Symbol              | Description                          | Min | Max | Units |
|---------------------|--------------------------------------|-----|-----|-------|
| F <sub>WDTCLK</sub> | Watchdog timer input clock frequency | –   | 10  | MHz   |



## PL Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in the PL. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 14](#). In each table, the I/O bank type is either High Performance (HP) or High Range (HR).

*Table 50: PL Networking Applications Interface Performances*

| Description  | I/O Bank Type | Speed Grade |      |      | Units |
|--|---------------|-------------|------|------|-------|
|  |               | -3          | -2   | -1   |       |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)  | HR            | 710         | 710  | 625  | Mb/s  |
|  | HP            | 710         | 710  | 625  | Mb/s  |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | HR            | 1250        | 1250 | 950  | Mb/s  |
|  | HP            | 1600        | 1400 | 1250 | Mb/s  |
| SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>                 | HR            | 710         | 710  | 625  | Mb/s  |
|  | HP            | 710         | 710  | 625  | Mb/s  |
| DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>                 | HR            | 1250        | 1250 | 950  | Mb/s  |
|  | HP            | 1600        | 1400 | 1250 | Mb/s  |

**Notes:**

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

**Table 51: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator (FPG Packages)<sup>(1)(2)</sup>**

| Memory Standard               | I/O Bank Type | V <sub>CCAUX_IO</sub> | Speed Grade |      |      | Units |
|-------------------------------|---------------|-----------------------|-------------|------|------|-------|
|                               |               |                       | -3          | -2   | -1   |       |
| <b>4:1 Memory Controllers</b> |               |                       |             |      |      |       |
| DDR3                          | HP            | 2.0V                  | 1866        | 1866 | 1600 | Mb/s  |
|                               | HP            | 1.8V                  | 1600        | 1333 | 1066 | Mb/s  |
|                               | HR            | N/A                   | 1066        | 1066 | 800  | Mb/s  |
| DDR3L                         | HP            | 2.0V                  | 1600        | 1600 | 1333 | Mb/s  |
|                               | HP            | 1.8V                  | 1333        | 1066 | 800  | Mb/s  |
|                               | HR            | N/A                   | 800         | 800  | 667  | Mb/s  |
| DDR2                          | HP            | 2.0V                  | 800         | 800  | 800  | Mb/s  |
|                               | HP            | 1.8V                  | 800         | 800  | 800  | Mb/s  |
|                               | HR            | N/A                   | 800         | 800  | 800  | Mb/s  |
| RLDRAM III                    | HP            | 2.0V                  | 800         | 667  | 667  | MHz   |
|                               | HP            | 1.8V                  | 550         | 500  | 450  | MHz   |
|                               | HR            | N/A                   | N/A         |      |      |       |
| <b>2:1 Memory Controllers</b> |               |                       |             |      |      |       |
| DDR3                          | HP            | 2.0V                  | 1066        | 1066 | 800  | Mb/s  |
|                               | HP            | 1.8V                  |             |      |      | Mb/s  |
|                               | HR            | N/A                   |             |      |      | Mb/s  |
| DDR3L                         | HP            | 2.0V                  | 1066        | 1066 | 800  | Mb/s  |
|                               | HP            | 1.8V                  |             |      |      | Mb/s  |
|                               | HR            | N/A                   |             |      |      | Mb/s  |
| DDR2                          | HP            | 2.0V                  | 800         | 800  | 800  | Mb/s  |
|                               | HP            | 1.8V                  |             |      |      |       |
|                               | HR            | N/A                   |             |      |      |       |
| QDR II+ <sup>(3)</sup>        | HP            | 2.0V                  | 550         | 500  | 450  | MHz   |
|                               | HP            | 1.8V                  |             |      |      |       |
|                               | HR            | N/A                   |             |      |      | MHz   |
| RLDRAM II                     | HP            | 2.0V                  | 533         | 500  | 450  | MHz   |
|                               | HP            | 1.8V                  |             |      |      |       |
|                               | HR            | N/A                   |             |      |      |       |
| LPDDR2                        | HP            | 2.0V                  | 667         | 667  | 667  | Mb/s  |
|                               | HP            | 1.8V                  |             |      |      |       |
|                               | HR            | N/A                   |             |      |      |       |

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see the *7 Series FPGAs Memory Interface Solutions User Guide* ([UG586](#)).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. The maximum QDRI+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

**Table 52: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator (FBG Packages)<sup>(1)(2)</sup>**

| Memory Standard               | I/O Bank Type | V <sub>CCAUX_IO</sub> <sup>(3)</sup> | Speed Grade |      |     | Units |
|-------------------------------|---------------|--------------------------------------|-------------|------|-----|-------|
|                               |               |                                      | -3          | -2   | -1  |       |
| <b>4:1 Memory Controllers</b> |               |                                      |             |      |     |       |
| DDR3                          | HP            | N/A                                  | 1333        | 1066 | 800 | Mb/s  |
|                               | HR            | N/A                                  | 1066        | 800  | 800 | Mb/s  |
| DDR3L                         | HP            | N/A                                  | 1066        | 800  | 667 | Mb/s  |
|                               | HR            | N/A                                  | 800         | 800  | 667 | Mb/s  |
| DDR2                          | HP            | N/A                                  | 800         | 800  | 800 | Mb/s  |
|                               | HR            | N/A                                  | 800         | 667  | 667 | Mb/s  |
| RLDRAM III                    | HP            | N/A                                  | 550         | 500  | 450 | MHz   |
|                               | HR            | N/A                                  | N/A         |      |     |       |
| <b>2:1 Memory Controllers</b> |               |                                      |             |      |     |       |
| DDR3                          | HP            | N/A                                  | 1066        | 1066 | 800 | Mb/s  |
|                               | HR            | N/A                                  | 1066        | 800  | 800 | Mb/s  |
| DDR3L                         | HP            | N/A                                  | 1066        | 800  | 667 | Mb/s  |
|                               | HR            | N/A                                  | 800         | 800  | 667 | Mb/s  |
| DDR2                          | HP            | N/A                                  | 800         | 800  | 800 | Mb/s  |
|                               | HR            | N/A                                  | 800         | 667  | 667 | Mb/s  |
| QDR II+ <sup>(4)</sup>        | HP            | N/A                                  | 550         | 500  | 450 | MHz   |
|                               | HR            | N/A                                  | 450         | 400  | 350 | MHz   |
| RLDRAM II                     | HP            | N/A                                  | 533         | 500  | 450 | MHz   |
|                               | HR            | N/A                                  |             |      |     |       |
| LPDDR2                        | HP            | N/A                                  | 667         | 667  | 667 | Mb/s  |
|                               | HR            | N/A                                  | 667         | 667  | 533 | Mb/s  |

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see the *7 Series FPGAs Memory Interface Solutions User Guide* ([UG586](#)).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. FBG packages do not have separate V<sub>CCAUX\_IO</sub> supply pins to adjust the pre-driver voltage of the HP I/O banks.
4. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

## PL Switching Characteristics

### IOB Pad Input/Output/3-State

Table 53 (3.3V high-range IOB (HR)) and Table 54 (1.8V high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOPi}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than  $T_{IOTP}$  when the DCITERMDISABLE pin is used. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

Table 53: 3.3V IOB High Range (HR) Switching Characteristics

| I/O Standard            | $T_{IOPi}$  |      |      | $T_{IOOP}$  |      |      | $T_{IOTP}$  |      |      | Units |
|-------------------------|-------------|------|------|-------------|------|------|-------------|------|------|-------|
|                         | Speed Grade |      |      | Speed Grade |      |      | Speed Grade |      |      |       |
|                         | -3          | -2   | -1   | -3          | -2   | -1   | -3          | -2   | -1   |       |
| LVTTTL_S4               | 1.31        | 1.42 | 1.64 | 3.77        | 3.90 | 4.00 | 4.53        | 4.76 | 4.99 | ns    |
| LVTTTL_S8               | 1.31        | 1.42 | 1.64 | 3.50        | 3.64 | 3.73 | 4.26        | 4.50 | 4.72 | ns    |
| LVTTTL_S12              | 1.31        | 1.42 | 1.64 | 3.49        | 3.62 | 3.72 | 4.25        | 4.48 | 4.71 | ns    |
| LVTTTL_S16              | 1.31        | 1.42 | 1.64 | 3.03        | 3.17 | 3.26 | 3.79        | 4.03 | 4.25 | ns    |
| LVTTTL_S24              | 1.31        | 1.42 | 1.64 | 3.25        | 3.39 | 3.48 | 4.01        | 4.25 | 4.47 | ns    |
| LVTTTL_F4               | 1.31        | 1.42 | 1.64 | 3.22        | 3.36 | 3.45 | 3.98        | 4.22 | 4.44 | ns    |
| LVTTTL_F8               | 1.31        | 1.42 | 1.64 | 2.71        | 2.84 | 2.93 | 3.47        | 3.70 | 3.92 | ns    |
| LVTTTL_F12              | 1.31        | 1.42 | 1.64 | 2.69        | 2.82 | 2.92 | 3.45        | 3.68 | 3.91 | ns    |
| LVTTTL_F16              | 1.31        | 1.42 | 1.64 | 2.57        | 2.85 | 3.15 | 3.33        | 3.71 | 4.14 | ns    |
| LVTTTL_F24              | 1.31        | 1.42 | 1.64 | 2.41        | 2.64 | 2.89 | 3.17        | 3.50 | 3.88 | ns    |
| LVDS_25 <sup>(1)</sup>  | 0.64        | 0.68 | 0.80 | 1.36        | 1.47 | 1.55 | 2.12        | 2.33 | 2.54 | ns    |
| MINI_LVDS_25            | 0.68        | 0.70 | 0.79 | 1.36        | 1.47 | 1.55 | 2.12        | 2.33 | 2.54 | ns    |
| BLVDS_25 <sup>(1)</sup> | 0.65        | 0.69 | 0.80 | 1.83        | 2.02 | 2.20 | 2.59        | 2.88 | 3.19 | ns    |
| RSDS_25 <sup>(1)</sup>  | 0.63        | 0.68 | 0.79 | 1.36        | 1.48 | 1.55 | 2.12        | 2.34 | 2.54 | ns    |
| PPDS_25 <sup>(1)</sup>  | 0.65        | 0.69 | 0.80 | 1.36        | 1.49 | 1.58 | 2.12        | 2.35 | 2.57 | ns    |
| TMDS_33 <sup>(1)</sup>  | 0.72        | 0.76 | 0.86 | 1.43        | 1.54 | 1.60 | 2.19        | 2.40 | 2.59 | ns    |
| PCI33_3 <sup>(1)</sup>  | 1.28        | 1.41 | 1.65 | 2.71        | 3.08 | 3.52 | 3.47        | 3.94 | 4.51 | ns    |
| HSUL_12                 | 0.63        | 0.64 | 0.71 | 1.77        | 1.90 | 2.00 | 2.53        | 2.76 | 2.99 | ns    |
| DIFF_HSUL_12            | 0.58        | 0.61 | 0.70 | 1.55        | 1.68 | 1.78 | 2.31        | 2.54 | 2.77 | ns    |
| HSTL_I_S                | 0.61        | 0.64 | 0.73 | 1.55        | 1.69 | 1.80 | 2.31        | 2.55 | 2.79 | ns    |
| HSTL_II_S               | 0.61        | 0.64 | 0.73 | 1.21        | 1.34 | 1.43 | 1.97        | 2.20 | 2.42 | ns    |
| HSTL_I_18_S             | 0.64        | 0.67 | 0.76 | 1.28        | 1.39 | 1.45 | 2.04        | 2.25 | 2.44 | ns    |
| HSTL_II_18_S            | 0.64        | 0.67 | 0.76 | 1.18        | 1.31 | 1.40 | 1.94        | 2.17 | 2.39 | ns    |
| DIFF_HSTL_I_S           | 0.63        | 0.67 | 0.77 | 1.42        | 1.54 | 1.61 | 2.18        | 2.40 | 2.60 | ns    |
| DIFF_HSTL_II_S          | 0.63        | 0.67 | 0.77 | 1.15        | 1.24 | 1.27 | 1.91        | 2.10 | 2.26 | ns    |
| DIFF_HSTL_I_18_S        | 0.65        | 0.69 | 0.78 | 1.27        | 1.38 | 1.43 | 2.03        | 2.24 | 2.42 | ns    |

**Table 53: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)**

| I/O Standard                 | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|------------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                              | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                              | -3                | -2   | -1   | -3                | -2   | -1   | -3                | -2   | -1   |       |
| DIFF_HSTL_II_18_S            | 0.65              | 0.69 | 0.78 | 1.14              | 1.23 | 1.26 | 1.90              | 2.09 | 2.25 | ns    |
| HSTL_I_F                     | 0.61              | 0.64 | 0.73 | 1.10              | 1.19 | 1.23 | 1.86              | 2.05 | 2.22 | ns    |
| HSTL_II_F                    | 0.61              | 0.64 | 0.73 | 1.05              | 1.18 | 1.28 | 1.81              | 2.04 | 2.27 | ns    |
| HSTL_I_18_F                  | 0.64              | 0.67 | 0.76 | 1.05              | 1.18 | 1.28 | 1.81              | 2.04 | 2.27 | ns    |
| HSTL_II_18_F                 | 0.64              | 0.67 | 0.76 | 1.03              | 1.14 | 1.23 | 1.79              | 2.00 | 2.22 | ns    |
| DIFF_HSTL_I_F                | 0.63              | 0.67 | 0.77 | 1.09              | 1.18 | 1.22 | 1.85              | 2.04 | 2.21 | ns    |
| DIFF_HSTL_II_F               | 0.63              | 0.67 | 0.77 | 1.02              | 1.11 | 1.14 | 1.78              | 1.97 | 2.13 | ns    |
| DIFF_HSTL_I_18_F             | 0.65              | 0.69 | 0.78 | 1.08              | 1.17 | 1.21 | 1.84              | 2.03 | 2.20 | ns    |
| DIFF_HSTL_II_18_F            | 0.65              | 0.69 | 0.78 | 1.01              | 1.10 | 1.13 | 1.77              | 1.96 | 2.12 | ns    |
| LVC MOS33_S4                 | 1.31              | 1.40 | 1.60 | 3.77              | 3.90 | 4.00 | 4.53              | 4.76 | 4.99 | ns    |
| LVC MOS33_S8                 | 1.31              | 1.40 | 1.60 | 3.49              | 3.62 | 3.72 | 4.25              | 4.48 | 4.71 | ns    |
| LVC MOS33_S12                | 1.31              | 1.40 | 1.60 | 3.05              | 3.18 | 3.28 | 3.81              | 4.04 | 4.27 | ns    |
| LVC MOS33_S16                | 1.31              | 1.40 | 1.60 | 3.06              | 3.43 | 3.88 | 3.82              | 4.29 | 4.87 | ns    |
| LVC MOS33_F4                 | 1.31              | 1.40 | 1.60 | 3.22              | 3.36 | 3.45 | 3.98              | 4.22 | 4.44 | ns    |
| LVC MOS33_F8                 | 1.31              | 1.40 | 1.60 | 2.71              | 2.84 | 2.93 | 3.47              | 3.70 | 3.92 | ns    |
| LVC MOS33_F12                | 1.31              | 1.40 | 1.60 | 2.57              | 2.85 | 3.15 | 3.33              | 3.71 | 4.14 | ns    |
| LVC MOS33_F16                | 1.31              | 1.40 | 1.60 | 2.44              | 2.69 | 2.96 | 3.20              | 3.55 | 3.95 | ns    |
| LVC MOS25_S4                 | 1.08              | 1.16 | 1.32 | 3.08              | 3.22 | 3.31 | 3.84              | 4.08 | 4.30 | ns    |
| LVC MOS25_S8                 | 1.08              | 1.16 | 1.32 | 2.85              | 2.98 | 3.07 | 3.61              | 3.84 | 4.06 | ns    |
| LVC MOS25_S12                | 1.08              | 1.16 | 1.32 | 2.44              | 2.57 | 2.67 | 3.20              | 3.43 | 3.66 | ns    |
| LVC MOS25_S16                | 1.08              | 1.16 | 1.32 | 2.79              | 2.92 | 3.01 | 3.55              | 3.78 | 4.00 | ns    |
| LVC MOS25_F4                 | 1.08              | 1.16 | 1.32 | 2.71              | 2.84 | 2.93 | 3.47              | 3.70 | 3.92 | ns    |
| LVC MOS25_F8                 | 1.08              | 1.16 | 1.32 | 2.14              | 2.28 | 2.37 | 2.90              | 3.14 | 3.36 | ns    |
| LVC MOS25_F12                | 1.08              | 1.16 | 1.32 | 2.15              | 2.29 | 2.52 | 2.91              | 3.15 | 3.51 | ns    |
| LVC MOS25_F16                | 1.08              | 1.16 | 1.32 | 1.92              | 2.17 | 2.45 | 2.68              | 3.03 | 3.44 | ns    |
| LVC MOS18_S4                 | 0.64              | 0.66 | 0.74 | 1.55              | 1.68 | 1.78 | 2.31              | 2.54 | 2.77 | ns    |
| LVC MOS18_S8                 | 0.64              | 0.66 | 0.74 | 2.14              | 2.28 | 2.37 | 2.90              | 3.14 | 3.36 | ns    |
| LVC MOS18_S12                | 0.64              | 0.66 | 0.74 | 2.14              | 2.28 | 2.37 | 2.90              | 3.14 | 3.36 | ns    |
| LVC MOS18_S16                | 0.64              | 0.66 | 0.74 | 1.49              | 1.62 | 1.72 | 2.25              | 2.48 | 2.71 | ns    |
| LVC MOS18_S24 <sup>(1)</sup> | 0.64              | 0.66 | 0.74 | 1.74              | 1.92 | 2.08 | 2.50              | 2.78 | 3.07 | ns    |
| LVC MOS18_F4                 | 0.64              | 0.66 | 0.74 | 1.38              | 1.51 | 1.61 | 2.14              | 2.37 | 2.60 | ns    |
| LVC MOS18_F8                 | 0.64              | 0.66 | 0.74 | 1.64              | 1.78 | 1.87 | 2.40              | 2.64 | 2.86 | ns    |
| LVC MOS18_F12                | 0.64              | 0.66 | 0.74 | 1.64              | 1.78 | 1.87 | 2.40              | 2.64 | 2.86 | ns    |
| LVC MOS18_F16                | 0.64              | 0.66 | 0.74 | 1.52              | 1.68 | 1.81 | 2.28              | 2.54 | 2.80 | ns    |
| LVC MOS18_F24 <sup>(1)</sup> | 0.64              | 0.66 | 0.74 | 1.34              | 1.46 | 1.55 | 2.10              | 2.32 | 2.54 | ns    |
| LVC MOS15_S4                 | 0.66              | 0.69 | 0.81 | 1.86              | 2.00 | 2.09 | 2.62              | 2.86 | 3.08 | ns    |
| LVC MOS15_S8                 | 0.66              | 0.69 | 0.81 | 2.05              | 2.18 | 2.28 | 2.81              | 3.04 | 3.27 | ns    |
| LVC MOS15_S12                | 0.66              | 0.69 | 0.81 | 1.83              | 2.03 | 2.23 | 2.59              | 2.89 | 3.22 | ns    |

**Table 53: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)**

| I/O Standard                 | T <sub>IOP1</sub> |      |      | T <sub>IOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|------------------------------|-------------------|------|------|------------------|------|------|-------------------|------|------|-------|
|                              | Speed Grade       |      |      | Speed Grade      |      |      | Speed Grade       |      |      |       |
|                              | -3                | -2   | -1   | -3               | -2   | -1   | -3                | -2   | -1   |       |
| LVC MOS15_S16                | 0.66              | 0.69 | 0.81 | 1.76             | 1.95 | 2.13 | 2.52              | 2.81 | 3.12 | ns    |
| LVC MOS15_F4                 | 0.66              | 0.69 | 0.81 | 1.63             | 1.76 | 1.86 | 2.39              | 2.62 | 2.85 | ns    |
| LVC MOS15_F8                 | 0.66              | 0.69 | 0.81 | 1.79             | 1.99 | 2.18 | 2.55              | 2.85 | 3.17 | ns    |
| LVC MOS15_F12                | 0.66              | 0.69 | 0.81 | 1.40             | 1.54 | 1.65 | 2.16              | 2.40 | 2.64 | ns    |
| LVC MOS15_F16                | 0.66              | 0.69 | 0.81 | 1.37             | 1.51 | 1.61 | 2.13              | 2.37 | 2.60 | ns    |
| LVC MOS12_S4                 | 0.88              | 0.91 | 1.00 | 2.53             | 2.67 | 2.76 | 3.29              | 3.53 | 3.75 | ns    |
| LVC MOS12_S8                 | 0.88              | 0.91 | 1.00 | 2.05             | 2.18 | 2.28 | 2.81              | 3.04 | 3.27 | ns    |
| LVC MOS12_S12 <sup>(1)</sup> | 0.88              | 0.91 | 1.00 | 1.75             | 1.89 | 1.98 | 2.51              | 2.75 | 2.97 | ns    |
| LVC MOS12_F4                 | 0.88              | 0.91 | 1.00 | 1.94             | 2.07 | 2.17 | 2.70              | 2.93 | 3.16 | ns    |
| LVC MOS12_F8                 | 0.88              | 0.91 | 1.00 | 1.50             | 1.64 | 1.73 | 2.26              | 2.50 | 2.72 | ns    |
| LVC MOS12_F12 <sup>(1)</sup> | 0.88              | 0.91 | 1.00 | 1.54             | 1.71 | 1.87 | 2.30              | 2.57 | 2.86 | ns    |
| SSTL135_S                    | 0.61              | 0.64 | 0.73 | 1.27             | 1.40 | 1.50 | 2.03              | 2.26 | 2.49 | ns    |
| SSTL15_S                     | 0.61              | 0.64 | 0.73 | 1.24             | 1.37 | 1.47 | 2.00              | 2.23 | 2.46 | ns    |
| SSTL18_I_S                   | 0.64              | 0.67 | 0.76 | 1.59             | 1.74 | 1.85 | 2.35              | 2.60 | 2.84 | ns    |
| SSTL18_II_S                  | 0.64              | 0.67 | 0.76 | 1.27             | 1.40 | 1.50 | 2.03              | 2.26 | 2.49 | ns    |
| DIFF_SSTL135_S               | 0.59              | 0.61 | 0.73 | 1.27             | 1.40 | 1.50 | 2.03              | 2.26 | 2.49 | ns    |
| DIFF_SSTL15_S                | 0.63              | 0.67 | 0.77 | 1.24             | 1.37 | 1.47 | 2.00              | 2.23 | 2.46 | ns    |
| DIFF_SSTL18_I_S              | 0.65              | 0.69 | 0.78 | 1.50             | 1.63 | 1.72 | 2.26              | 2.49 | 2.71 | ns    |
| DIFF_SSTL18_II_S             | 0.65              | 0.69 | 0.78 | 1.13             | 1.22 | 1.25 | 1.89              | 2.08 | 2.24 | ns    |
| SSTL135_F                    | 0.61              | 0.64 | 0.73 | 1.04             | 1.17 | 1.26 | 1.80              | 2.03 | 2.25 | ns    |
| SSTL15_F                     | 0.61              | 0.64 | 0.73 | 1.04             | 1.17 | 1.26 | 1.80              | 2.03 | 2.25 | ns    |
| SSTL18_I_F                   | 0.64              | 0.67 | 0.76 | 1.12             | 1.22 | 1.26 | 1.88              | 2.08 | 2.25 | ns    |
| SSTL18_II_F                  | 0.64              | 0.67 | 0.76 | 1.05             | 1.18 | 1.28 | 1.81              | 2.04 | 2.27 | ns    |
| DIFF_SSTL135_F               | 0.59              | 0.61 | 0.73 | 1.04             | 1.17 | 1.26 | 1.80              | 2.03 | 2.25 | ns    |
| DIFF_SSTL15_F                | 0.63              | 0.67 | 0.77 | 1.04             | 1.17 | 1.26 | 1.80              | 2.03 | 2.25 | ns    |
| DIFF_SSTL18_I_F              | 0.65              | 0.69 | 0.78 | 1.10             | 1.19 | 1.23 | 1.86              | 2.05 | 2.22 | ns    |
| DIFF_SSTL18_II_F             | 0.65              | 0.69 | 0.78 | 1.02             | 1.10 | 1.14 | 1.78              | 1.96 | 2.13 | ns    |

**Notes:**

1. This I/O standard is only available in the 3.3V high-range (HR) banks.

**Table 54: 1.8V IOB High Performance (HP) Switching Characteristics**

| I/O Standard            | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|-------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                         | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                         | -3                | -2   | -1   | -3                | -2   | -1   | -3                | -2   | -1   |       |
| LVDS                    | 0.75              | 0.79 | 0.92 | 1.05              | 1.17 | 1.24 | 1.68              | 1.92 | 2.06 | ns    |
| HSUL_12                 | 0.69              | 0.72 | 0.82 | 1.65              | 1.84 | 2.05 | 2.29              | 2.59 | 2.87 | ns    |
| DIFF_HSUL_12            | 0.69              | 0.72 | 0.82 | 1.65              | 1.84 | 2.05 | 2.29              | 2.59 | 2.87 | ns    |
| HSTL_I_S                | 0.68              | 0.72 | 0.82 | 1.15              | 1.28 | 1.38 | 1.79              | 2.03 | 2.20 | ns    |
| HSTL_II_S               | 0.68              | 0.72 | 0.82 | 1.05              | 1.17 | 1.26 | 1.69              | 1.93 | 2.08 | ns    |
| HSTL_I_18_S             | 0.70              | 0.72 | 0.82 | 1.12              | 1.24 | 1.34 | 1.75              | 2.00 | 2.16 | ns    |
| HSTL_II_18_S            | 0.70              | 0.72 | 0.82 | 1.06              | 1.18 | 1.26 | 1.70              | 1.94 | 2.08 | ns    |
| HSTL_I_12_S             | 0.68              | 0.72 | 0.82 | 1.14              | 1.27 | 1.37 | 1.78              | 2.02 | 2.20 | ns    |
| HSTL_I_DCI_S            | 0.68              | 0.72 | 0.82 | 1.11              | 1.23 | 1.33 | 1.74              | 1.99 | 2.15 | ns    |
| HSTL_II_DCI_S           | 0.68              | 0.72 | 0.82 | 1.05              | 1.17 | 1.26 | 1.69              | 1.93 | 2.08 | ns    |
| HSTL_II_T_DCI_S         | 0.70              | 0.72 | 0.82 | 1.15              | 1.28 | 1.38 | 1.78              | 2.03 | 2.20 | ns    |
| HSTL_I_DCI_18_S         | 0.70              | 0.72 | 0.82 | 1.11              | 1.23 | 1.33 | 1.74              | 1.99 | 2.15 | ns    |
| HSTL_II_DCI_18_S        | 0.70              | 0.72 | 0.82 | 1.05              | 1.16 | 1.24 | 1.69              | 1.92 | 2.06 | ns    |
| HSTL_II_T_DCI_18_S      | 0.70              | 0.72 | 0.82 | 1.11              | 1.23 | 1.33 | 1.74              | 1.99 | 2.15 | ns    |
| DIFF_HSTL_I_S           | 0.75              | 0.79 | 0.92 | 1.15              | 1.28 | 1.38 | 1.79              | 2.03 | 2.20 | ns    |
| DIFF_HSTL_II_S          | 0.75              | 0.79 | 0.92 | 1.05              | 1.17 | 1.26 | 1.69              | 1.93 | 2.08 | ns    |
| DIFF_HSTL_I_DCI_S       | 0.75              | 0.79 | 0.92 | 1.15              | 1.28 | 1.38 | 1.78              | 2.03 | 2.20 | ns    |
| DIFF_HSTL_II_DCI_S      | 0.75              | 0.79 | 0.92 | 1.05              | 1.17 | 1.26 | 1.69              | 1.93 | 2.08 | ns    |
| DIFF_HSTL_I_18_S        | 0.75              | 0.79 | 0.92 | 1.12              | 1.24 | 1.34 | 1.75              | 2.00 | 2.16 | ns    |
| DIFF_HSTL_II_18_S       | 0.75              | 0.79 | 0.92 | 1.06              | 1.18 | 1.26 | 1.70              | 1.94 | 2.08 | ns    |
| DIFF_HSTL_I_DCI_18_S    | 0.75              | 0.79 | 0.92 | 1.11              | 1.23 | 1.33 | 1.74              | 1.99 | 2.15 | ns    |
| DIFF_HSTL_II_DCI_18_S   | 0.75              | 0.79 | 0.92 | 1.05              | 1.16 | 1.24 | 1.69              | 1.92 | 2.06 | ns    |
| DIFF_HSTL_II_T_DCI_18_S | 0.75              | 0.79 | 0.92 | 1.11              | 1.23 | 1.33 | 1.74              | 1.99 | 2.15 | ns    |
| HSTL_I_F                | 0.68              | 0.72 | 0.82 | 1.02              | 1.14 | 1.22 | 1.66              | 1.90 | 2.04 | ns    |
| HSTL_II_F               | 0.68              | 0.72 | 0.82 | 0.97              | 1.08 | 1.15 | 1.61              | 1.84 | 1.97 | ns    |
| HSTL_I_18_F             | 0.70              | 0.72 | 0.82 | 1.04              | 1.16 | 1.24 | 1.68              | 1.91 | 2.06 | ns    |
| HSTL_II_18_F            | 0.70              | 0.72 | 0.82 | 0.98              | 1.09 | 1.16 | 1.62              | 1.85 | 1.98 | ns    |
| HSTL_I_12_F             | 0.68              | 0.72 | 0.82 | 1.02              | 1.13 | 1.21 | 1.65              | 1.88 | 2.03 | ns    |
| HSTL_I_DCI_F            | 0.68              | 0.72 | 0.82 | 1.04              | 1.16 | 1.24 | 1.67              | 1.91 | 2.06 | ns    |
| HSTL_II_DCI_F           | 0.68              | 0.72 | 0.82 | 0.97              | 1.08 | 1.15 | 1.61              | 1.84 | 1.97 | ns    |
| HSTL_II_T_DCI_F         | 0.70              | 0.72 | 0.82 | 1.02              | 1.14 | 1.22 | 1.66              | 1.90 | 2.04 | ns    |
| HSTL_I_DCI_18_F         | 0.70              | 0.72 | 0.82 | 1.04              | 1.16 | 1.24 | 1.67              | 1.91 | 2.06 | ns    |
| HSTL_II_DCI_18_F        | 0.70              | 0.72 | 0.82 | 0.98              | 1.09 | 1.16 | 1.61              | 1.85 | 1.98 | ns    |
| HSTL_II_T_DCI_18_F      | 0.70              | 0.72 | 0.82 | 1.04              | 1.16 | 1.24 | 1.67              | 1.91 | 2.06 | ns    |
| DIFF_HSTL_I_F           | 0.75              | 0.79 | 0.92 | 1.02              | 1.14 | 1.22 | 1.66              | 1.90 | 2.04 | ns    |
| DIFF_HSTL_II_F          | 0.75              | 0.79 | 0.92 | 0.97              | 1.08 | 1.15 | 1.61              | 1.84 | 1.97 | ns    |
| DIFF_HSTL_I_DCI_F       | 0.75              | 0.79 | 0.92 | 1.02              | 1.14 | 1.22 | 1.66              | 1.90 | 2.04 | ns    |
| DIFF_HSTL_II_DCI_F      | 0.75              | 0.79 | 0.92 | 0.97              | 1.08 | 1.15 | 1.61              | 1.84 | 1.97 | ns    |

**Table 54: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)**

| I/O Standard            | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|-------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                         | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                         | -3                | -2   | -1   | -3                | -2   | -1   | -3                | -2   | -1   |       |
| DIFF_HSTL_I_18_F        | 0.75              | 0.79 | 0.92 | 1.04              | 1.16 | 1.24 | 1.68              | 1.91 | 2.06 | ns    |
| DIFF_HSTL_II_18_F       | 0.75              | 0.79 | 0.92 | 0.98              | 1.09 | 1.16 | 1.62              | 1.85 | 1.98 | ns    |
| DIFF_HSTL_I_DCI_18_F    | 0.75              | 0.79 | 0.92 | 1.04              | 1.16 | 1.24 | 1.67              | 1.91 | 2.06 | ns    |
| DIFF_HSTL_II_DCI_18_F   | 0.75              | 0.79 | 0.92 | 0.98              | 1.09 | 1.16 | 1.61              | 1.85 | 1.98 | ns    |
| DIFF_HSTL_II_T_DCI_18_F | 0.75              | 0.79 | 0.92 | 1.04              | 1.16 | 1.24 | 1.67              | 1.91 | 2.06 | ns    |
| LVC MOS18_S2            | 0.47              | 0.50 | 0.60 | 3.95              | 4.28 | 4.85 | 4.59              | 5.04 | 5.67 | ns    |
| LVC MOS18_S4            | 0.47              | 0.50 | 0.60 | 2.67              | 2.98 | 3.43 | 3.31              | 3.73 | 4.26 | ns    |
| LVC MOS18_S6            | 0.47              | 0.50 | 0.60 | 2.14              | 2.38 | 2.72 | 2.77              | 3.14 | 3.54 | ns    |
| LVC MOS18_S8            | 0.47              | 0.50 | 0.60 | 1.98              | 2.21 | 2.52 | 2.61              | 2.97 | 3.35 | ns    |
| LVC MOS18_S12           | 0.47              | 0.50 | 0.60 | 1.70              | 1.91 | 2.17 | 2.34              | 2.67 | 2.99 | ns    |
| LVC MOS18_S16           | 0.47              | 0.50 | 0.60 | 1.57              | 1.75 | 1.97 | 2.20              | 2.51 | 2.79 | ns    |
| LVC MOS18_F2            | 0.47              | 0.50 | 0.60 | 3.50              | 3.87 | 4.48 | 4.14              | 4.63 | 5.30 | ns    |
| LVC MOS18_F4            | 0.47              | 0.50 | 0.60 | 2.23              | 2.50 | 2.87 | 2.87              | 3.25 | 3.69 | ns    |
| LVC MOS18_F6            | 0.47              | 0.50 | 0.60 | 1.80              | 2.00 | 2.26 | 2.43              | 2.76 | 3.08 | ns    |
| LVC MOS18_F8            | 0.47              | 0.50 | 0.60 | 1.46              | 1.72 | 2.04 | 2.10              | 2.47 | 2.86 | ns    |
| LVC MOS18_F12           | 0.47              | 0.50 | 0.60 | 1.26              | 1.40 | 1.53 | 1.89              | 2.16 | 2.35 | ns    |
| LVC MOS18_F16           | 0.47              | 0.50 | 0.60 | 1.19              | 1.33 | 1.44 | 1.83              | 2.08 | 2.26 | ns    |
| LVC MOS15_S2            | 0.59              | 0.62 | 0.73 | 3.55              | 3.89 | 4.45 | 4.19              | 4.65 | 5.27 | ns    |
| LVC MOS15_S4            | 0.59              | 0.62 | 0.73 | 2.45              | 2.70 | 3.06 | 3.08              | 3.45 | 3.89 | ns    |
| LVC MOS15_S6            | 0.59              | 0.62 | 0.73 | 2.24              | 2.51 | 2.88 | 2.88              | 3.26 | 3.71 | ns    |
| LVC MOS15_S8            | 0.59              | 0.62 | 0.73 | 1.91              | 2.16 | 2.49 | 2.55              | 2.91 | 3.31 | ns    |
| LVC MOS15_S12           | 0.59              | 0.62 | 0.73 | 1.77              | 1.98 | 2.23 | 2.41              | 2.73 | 3.05 | ns    |
| LVC MOS15_S16           | 0.59              | 0.62 | 0.73 | 1.62              | 1.81 | 2.02 | 2.26              | 2.56 | 2.84 | ns    |
| LVC MOS15_F2            | 0.59              | 0.62 | 0.73 | 3.38              | 3.69 | 4.18 | 4.02              | 4.44 | 5.00 | ns    |
| LVC MOS15_F4            | 0.59              | 0.62 | 0.73 | 2.04              | 2.21 | 2.44 | 2.68              | 2.97 | 3.26 | ns    |
| LVC MOS15_F6            | 0.59              | 0.62 | 0.73 | 1.47              | 1.74 | 2.09 | 2.10              | 2.50 | 2.91 | ns    |
| LVC MOS15_F8            | 0.59              | 0.62 | 0.73 | 1.31              | 1.46 | 1.61 | 1.95              | 2.22 | 2.43 | ns    |
| LVC MOS15_F12           | 0.59              | 0.62 | 0.73 | 1.21              | 1.34 | 1.45 | 1.84              | 2.10 | 2.27 | ns    |
| LVC MOS15_F16           | 0.59              | 0.62 | 0.73 | 1.18              | 1.31 | 1.41 | 1.82              | 2.07 | 2.23 | ns    |
| LVC MOS12_S2            | 0.64              | 0.67 | 0.78 | 3.38              | 3.80 | 4.48 | 4.02              | 4.55 | 5.30 | ns    |
| LVC MOS12_S4            | 0.64              | 0.67 | 0.78 | 2.62              | 2.94 | 3.43 | 3.26              | 3.70 | 4.25 | ns    |
| LVC MOS12_S6            | 0.64              | 0.67 | 0.78 | 2.05              | 2.33 | 2.72 | 2.69              | 3.08 | 3.54 | ns    |
| LVC MOS12_S8            | 0.64              | 0.67 | 0.78 | 1.94              | 2.18 | 2.51 | 2.58              | 2.94 | 3.33 | ns    |
| LVC MOS12_F2            | 0.64              | 0.67 | 0.78 | 2.84              | 3.15 | 3.62 | 3.48              | 3.90 | 4.44 | ns    |
| LVC MOS12_F4            | 0.64              | 0.67 | 0.78 | 1.97              | 2.18 | 2.44 | 2.61              | 2.93 | 3.26 | ns    |
| LVC MOS12_F6            | 0.64              | 0.67 | 0.78 | 1.33              | 1.51 | 1.70 | 1.96              | 2.26 | 2.52 | ns    |
| LVC MOS12_F8            | 0.64              | 0.67 | 0.78 | 1.27              | 1.42 | 1.55 | 1.91              | 2.18 | 2.37 | ns    |
| LVDCI_18                | 0.47              | 0.50 | 0.60 | 1.99              | 2.15 | 2.35 | 2.62              | 2.91 | 3.17 | ns    |



**Table 54: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)**

| I/O Standard           | T <sub>IOPI</sub> |      |      | T <sub>IOOP</sub> |      |      | T <sub>IOTP</sub> |      |      | Units |
|------------------------|-------------------|------|------|-------------------|------|------|-------------------|------|------|-------|
|                        | Speed Grade       |      |      | Speed Grade       |      |      | Speed Grade       |      |      |       |
|                        | -3                | -2   | -1   | -3                | -2   | -1   | -3                | -2   | -1   |       |
| LVDCI_15               | 0.59              | 0.62 | 0.73 | 1.98              | 2.23 | 2.58 | 2.62              | 2.99 | 3.40 | ns    |
| LVDCI_DV2_18           | 0.47              | 0.50 | 0.60 | 1.99              | 2.15 | 2.34 | 2.62              | 2.90 | 3.17 | ns    |
| LVDCI_DV2_15           | 0.59              | 0.62 | 0.73 | 1.98              | 2.23 | 2.58 | 2.62              | 2.99 | 3.40 | ns    |
| HSLVDCI_18             | 0.68              | 0.72 | 0.82 | 1.99              | 2.15 | 2.35 | 2.62              | 2.91 | 3.17 | ns    |
| HSLVDCI_15             | 0.68              | 0.72 | 0.82 | 1.98              | 2.23 | 2.58 | 2.62              | 2.99 | 3.40 | ns    |
| SSTL18_I_S             | 0.68              | 0.72 | 0.82 | 1.02              | 1.15 | 1.24 | 1.66              | 1.90 | 2.07 | ns    |
| SSTL18_II_S            | 0.68              | 0.72 | 0.82 | 1.17              | 1.29 | 1.37 | 1.81              | 2.05 | 2.19 | ns    |
| SSTL18_I_DCI_S         | 0.68              | 0.72 | 0.82 | 0.92              | 1.06 | 1.17 | 1.56              | 1.82 | 1.99 | ns    |
| SSTL18_II_DCI_S        | 0.68              | 0.72 | 0.82 | 0.88              | 0.98 | 1.08 | 1.51              | 1.74 | 1.90 | ns    |
| SSTL18_II_T_DCI_S      | 0.68              | 0.72 | 0.82 | 0.92              | 1.06 | 1.17 | 1.56              | 1.82 | 1.99 | ns    |
| SSTL15_S               | 0.68              | 0.72 | 0.82 | 0.94              | 1.06 | 1.15 | 1.58              | 1.82 | 1.97 | ns    |
| SSTL15_DCI_S           | 0.68              | 0.72 | 0.82 | 0.94              | 1.06 | 1.15 | 1.57              | 1.82 | 1.97 | ns    |
| SSTL15_T_DCI_S         | 0.68              | 0.72 | 0.82 | 0.94              | 1.06 | 1.15 | 1.57              | 1.82 | 1.97 | ns    |
| SSTL135_S              | 0.69              | 0.72 | 0.82 | 0.97              | 1.10 | 1.19 | 1.60              | 1.85 | 2.01 | ns    |
| SSTL135_DCI_S          | 0.69              | 0.72 | 0.82 | 0.97              | 1.09 | 1.19 | 1.60              | 1.85 | 2.01 | ns    |
| SSTL135_T_DCI_S        | 0.69              | 0.72 | 0.82 | 0.97              | 1.09 | 1.19 | 1.60              | 1.85 | 2.01 | ns    |
| SSTL12_S               | 0.69              | 0.72 | 0.82 | 0.96              | 1.09 | 1.18 | 1.60              | 1.84 | 2.00 | ns    |
| SSTL12_DCI_S           | 0.69              | 0.72 | 0.82 | 1.03              | 1.17 | 1.27 | 1.66              | 1.92 | 2.09 | ns    |
| SSTL12_T_DCI_S         | 0.69              | 0.72 | 0.82 | 1.03              | 1.17 | 1.27 | 1.66              | 1.92 | 2.09 | ns    |
| DIFF_SSTL18_I_S        | 0.75              | 0.79 | 0.92 | 1.02              | 1.15 | 1.24 | 1.66              | 1.90 | 2.07 | ns    |
| DIFF_SSTL18_II_S       | 0.75              | 0.79 | 0.92 | 1.17              | 1.29 | 1.37 | 1.81              | 2.05 | 2.19 | ns    |
| DIFF_SSTL18_I_DCI_S    | 0.75              | 0.79 | 0.92 | 0.92              | 1.06 | 1.17 | 1.56              | 1.82 | 1.99 | ns    |
| DIFF_SSTL18_II_DCI_S   | 0.75              | 0.79 | 0.92 | 0.88              | 0.98 | 1.08 | 1.51              | 1.74 | 1.90 | ns    |
| DIFF_SSTL18_II_T_DCI_S | 0.75              | 0.79 | 0.92 | 0.92              | 1.06 | 1.17 | 1.56              | 1.82 | 1.99 | ns    |
| DIFF_SSTL15_S          | 0.68              | 0.72 | 0.82 | 0.94              | 1.06 | 1.15 | 1.58              | 1.82 | 1.97 | ns    |
| DIFF_SSTL15_DCI_S      | 0.68              | 0.72 | 0.82 | 0.94              | 1.06 | 1.15 | 1.57              | 1.82 | 1.97 | ns    |
| DIFF_SSTL15_T_DCI_S    | 0.68              | 0.72 | 0.82 | 0.94              | 1.06 | 1.15 | 1.57              | 1.82 | 1.97 | ns    |
| DIFF_SSTL135_S         | 0.69              | 0.72 | 0.82 | 0.97              | 1.10 | 1.19 | 1.60              | 1.85 | 2.01 | ns    |
| DIFF_SSTL135_DCI_S     | 0.69              | 0.72 | 0.82 | 0.97              | 1.09 | 1.19 | 1.60              | 1.85 | 2.01 | ns    |
| DIFF_SSTL135_T_DCI_S   | 0.69              | 0.72 | 0.82 | 0.97              | 1.09 | 1.19 | 1.60              | 1.85 | 2.01 | ns    |
| DIFF_SSTL12_S          | 0.69              | 0.72 | 0.82 | 0.96              | 1.09 | 1.18 | 1.60              | 1.84 | 2.00 | ns    |
| DIFF_SSTL12_DCI_S      | 0.69              | 0.72 | 0.82 | 1.03              | 1.17 | 1.27 | 1.66              | 1.92 | 2.09 | ns    |
| DIFF_SSTL12_T_DCI_S    | 0.69              | 0.72 | 0.82 | 1.03              | 1.17 | 1.27 | 1.66              | 1.92 | 2.09 | ns    |
| SSTL18_I_F             | 0.68              | 0.72 | 0.82 | 0.94              | 1.06 | 1.15 | 1.58              | 1.82 | 1.97 | ns    |
| SSTL18_II_F            | 0.68              | 0.72 | 0.82 | 0.97              | 1.09 | 1.16 | 1.61              | 1.84 | 1.99 | ns    |
| SSTL18_I_DCI_F         | 0.68              | 0.72 | 0.82 | 0.89              | 1.02 | 1.10 | 1.53              | 1.77 | 1.92 | ns    |
| SSTL18_II_DCI_F        | 0.68              | 0.72 | 0.82 | 0.89              | 1.02 | 1.10 | 1.53              | 1.77 | 1.92 | ns    |
| SSTL18_II_T_DCI_F      | 0.68              | 0.72 | 0.82 | 0.89              | 1.02 | 1.10 | 1.53              | 1.77 | 1.92 | ns    |

**Table 54: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)**

| I/O Standard           | $T_{IOPi}$  |      |      | $T_{IOP}$   |      |      | $T_{IOTP}$  |      |      | Units |
|------------------------|-------------|------|------|-------------|------|------|-------------|------|------|-------|
|                        | Speed Grade |      |      | Speed Grade |      |      | Speed Grade |      |      |       |
|                        | -3          | -2   | -1   | -3          | -2   | -1   | -3          | -2   | -1   |       |
| SSTL15_F               | 0.68        | 0.72 | 0.82 | 0.89        | 1.01 | 1.09 | 1.53        | 1.77 | 1.91 | ns    |
| SSTL15_DCI_F           | 0.68        | 0.72 | 0.82 | 0.89        | 1.01 | 1.09 | 1.53        | 1.77 | 1.91 | ns    |
| SSTL15_T_DCI_F         | 0.68        | 0.72 | 0.82 | 0.89        | 1.01 | 1.09 | 1.53        | 1.77 | 1.91 | ns    |
| SSTL135_F              | 0.69        | 0.72 | 0.82 | 0.88        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| SSTL135_DCI_F          | 0.69        | 0.72 | 0.82 | 0.89        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| SSTL135_T_DCI_F        | 0.69        | 0.72 | 0.82 | 0.89        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| SSTL12_F               | 0.69        | 0.72 | 0.82 | 0.88        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| SSTL12_DCI_F           | 0.69        | 0.72 | 0.82 | 0.91        | 1.03 | 1.11 | 1.54        | 1.79 | 1.93 | ns    |
| SSTL12_T_DCI_F         | 0.69        | 0.72 | 0.82 | 0.91        | 1.03 | 1.11 | 1.54        | 1.79 | 1.93 | ns    |
| DIFF_SSTL18_I_F        | 0.75        | 0.79 | 0.92 | 0.94        | 1.06 | 1.15 | 1.58        | 1.82 | 1.97 | ns    |
| DIFF_SSTL18_II_F       | 0.75        | 0.79 | 0.92 | 0.97        | 1.09 | 1.16 | 1.61        | 1.84 | 1.99 | ns    |
| DIFF_SSTL18_I_DCI_F    | 0.75        | 0.79 | 0.92 | 0.89        | 1.02 | 1.10 | 1.53        | 1.77 | 1.92 | ns    |
| DIFF_SSTL18_II_DCI_F   | 0.75        | 0.79 | 0.92 | 0.89        | 1.02 | 1.10 | 1.53        | 1.77 | 1.92 | ns    |
| DIFF_SSTL18_II_T_DCI_F | 0.75        | 0.79 | 0.92 | 0.89        | 1.02 | 1.10 | 1.53        | 1.77 | 1.92 | ns    |
| DIFF_SSTL15_F          | 0.68        | 0.72 | 0.82 | 0.89        | 1.01 | 1.09 | 1.53        | 1.77 | 1.91 | ns    |
| DIFF_SSTL15_DCI_F      | 0.68        | 0.72 | 0.82 | 0.89        | 1.01 | 1.09 | 1.53        | 1.77 | 1.91 | ns    |
| DIFF_SSTL15_T_DCI_F    | 0.68        | 0.72 | 0.82 | 0.89        | 1.01 | 1.09 | 1.53        | 1.77 | 1.91 | ns    |
| DIFF_SSTL135_F         | 0.69        | 0.72 | 0.82 | 0.88        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| DIFF_SSTL135_DCI_F     | 0.69        | 0.72 | 0.82 | 0.89        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| DIFF_SSTL135_T_DCI_F   | 0.69        | 0.72 | 0.82 | 0.89        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| DIFF_SSTL12_F          | 0.69        | 0.72 | 0.82 | 0.88        | 1.00 | 1.08 | 1.52        | 1.76 | 1.90 | ns    |
| DIFF_SSTL12_DCI_F      | 0.69        | 0.72 | 0.82 | 0.91        | 1.03 | 1.11 | 1.54        | 1.79 | 1.93 | ns    |
| DIFF_SSTL12_T_DCI_F    | 0.69        | 0.72 | 0.82 | 0.91        | 1.03 | 1.11 | 1.54        | 1.79 | 1.93 | ns    |

**Notes:**

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

**Table 55** specifies the values of  $T_{IOTPHZ}$  and  $T_{IOIBUFDISABLE}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).  $T_{IOIBUFDISABLE}$  is described as the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than  $T_{IOTPHZ}$  when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than  $T_{IOTPHZ}$  when the INTERMDISABLE pin is used.

**Table 55: IOB 3-state Output Switching Characteristics**

| Symbol                  | Description   | Speed Grade |      |      | Units |
|-------------------------|---|-------------|------|------|-------|
|                         |   | -3          | -2   | -1   |       |
| $T_{IOTPHZ}$            | T input to pad high-impedance                                   | 0.76        | 0.86 | 0.99 | ns    |
| $T_{IOIBUFDISABLE\_HR}$ | IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks | 1.72        | 1.89 | 2.14 | ns    |
| $T_{IOIBUFDISABLE\_HP}$ | IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks | 1.31        | 1.46 | 1.76 | ns    |

## Input/Output Logic Switching Characteristics

Table 56: ILOGIC Switching Characteristics

| Symbol                      | Description   | Speed Grade |           |           | Units   |
|-----------------------------|---|-------------|-----------|-----------|---------|
|                             |   | -3          | -2        | -1        |         |
| <b>Setup/Hold</b>           |   |             |           |           |         |
| $T_{ICE1CK}/T_{ICKCE1}$     | CE1 pin setup/hold with respect to CLK  | 0.42/0.00   | 0.48/0.00 | 0.67/0.00 | ns      |
| $T_{ISRCK}/T_{ICKSR}$       | SR pin setup/hold with respect to CLK   | 0.53/0.01   | 0.61/0.01 | 0.99/0.01 | ns      |
| $T_{IDOCKE2}/T_{IOCKDE2}$   | D pin setup/hold with respect to CLK without delay (HP I/O banks only)          | 0.01/0.27   | 0.01/0.29 | 0.01/0.34 | ns      |
| $T_{IDOCKDE2}/T_{IOCKDDE2}$ | DDL pin setup/hold with respect to CLK (using IDELAY) (HP I/O banks only)       | 0.01/0.27   | 0.02/0.29 | 0.02/0.34 | ns      |
| $T_{IDOCKE3}/T_{IOCKDE3}$   | D pin setup/hold with respect to CLK without delay (HR I/O banks only)          | 0.01/0.27   | 0.01/0.29 | 0.01/0.34 | ns      |
| $T_{IDOCKDE3}/T_{IOCKDDE3}$ | DDL pin setup/hold with respect to CLK (using IDELAY) (HR I/O banks only)       | 0.01/0.27   | 0.02/0.29 | 0.02/0.34 | ns      |
| <b>Combinatorial</b>        |   |             |           |           |         |
| $T_{IDIE2}$                 | D pin to O pin propagation delay, no delay (HP I/O banks only)                  | 0.09        | 0.10      | 0.12      | ns      |
| $T_{IDIDE2}$                | DDL pin to O pin propagation delay (using IDELAY) (HP I/O banks only)           | 0.10        | 0.11      | 0.13      | ns      |
| $T_{IDIE3}$                 | D pin to O pin propagation delay, no delay (HR I/O banks only)                  | 0.09        | 0.10      | 0.12      | ns      |
| $T_{IDIDE3}$                | DDL pin to O pin propagation delay (using IDELAY) (HR I/O banks only)           | 0.10        | 0.11      | 0.13      | ns      |
| <b>Sequential Delays</b>    |   |             |           |           |         |
| $T_{IDLOE2}$                | D pin to Q1 pin using flip-flop as a latch without delay (HP I/O banks only)    | 0.36        | 0.39      | 0.45      | ns      |
| $T_{IDLDE2}$                | DDL pin to Q1 pin using flip-flop as a latch (using IDELAY) (HP I/O banks only) | 0.36        | 0.39      | 0.45      | ns      |
| $T_{IDLOE3}$                | D pin to Q1 pin using flip-flop as a latch without delay (HR I/O banks only)    | 0.36        | 0.39      | 0.45      | ns      |
| $T_{IDLDE3}$                | DDL pin to Q1 pin using flip-flop as a latch (using IDELAY) (HR I/O banks only) | 0.36        | 0.39      | 0.45      | ns      |
| $T_{ICKQ}$                  | CLK to Q outputs  | 0.47        | 0.50      | 0.58      | ns      |
| $T_{RQ\_ILOGICE2}$          | SR pin to OQ/TQ out (HP I/O banks only)   | 0.84        | 0.94      | 1.16      | ns      |
| $T_{GSRQ\_ILOGICE2}$        | Global set/reset to Q outputs (HP I/O banks only)                               | 7.60        | 7.60      | 10.51     | ns      |
| $T_{RQ\_ILOGICE3}$          | SR pin to OQ/TQ out (HR I/O banks only)   | 0.84        | 0.94      | 1.16      | ns      |
| $T_{GSRQ\_ILOGICE3}$        | Global set/reset to Q outputs (HR I/O banks only)                               | 7.60        | 7.60      | 10.51     | ns      |
| <b>Set/Reset</b>            |   |             |           |           |         |
| $T_{RPW\_ILOGICE2}$         | Minimum pulse width, SR inputs (HP I/O banks only)                              | 0.54        | 0.63      | 0.63      | ns, Min |
| $T_{RPW\_ILOGICE3}$         | Minimum pulse width, SR inputs (HR I/O banks only)                              | 0.54        | 0.63      | 0.63      | ns, Min |

**Table 57: OLOGIC Switching Characteristics**

| Symbol                   | Description  | Speed Grade |            |            | Units   |
|--------------------------|--|-------------|------------|------------|---------|
|                          |  | -3          | -2         | -1         |         |
| <b>Setup/Hold</b>        |  |             |            |            |         |
| $T_{ODCK}/T_{OCKD}$      | D1/D2 pins setup/hold with respect to CLK          | 0.45/–0.13  | 0.50/–0.13 | 0.58/–0.13 | ns      |
| $T_{OOCECK}/T_{OCKOCE}$  | OCE pin setup/hold with respect to CLK             | 0.28/0.03   | 0.29/0.03  | 0.45/0.03  | ns      |
| $T_{OSRCK}/T_{OCKSR}$    | SR pin setup/hold with respect to CLK              | 0.32/0.18   | 0.38/0.18  | 0.70/0.18  | ns      |
| $T_{OTCK}/T_{OCKT}$      | T1/T2 pins setup/hold with respect to CLK          | 0.49/–0.16  | 0.56/–0.16 | 0.68/–0.16 | ns      |
| $T_{OTCECK}/T_{OCKTCE}$  | TCE pin setup/hold with respect to CLK             | 0.28/0.01   | 0.30/0.01  | 0.45/0.01  | ns      |
| <b>Combinatorial</b>     |  |             |            |            |         |
| $T_{ODQ}$                | D1 to OQ out or T1 to TQ out                       | 0.73        | 0.81       | 0.97       | ns      |
| <b>Sequential Delays</b> |  |             |            |            |         |
| $T_{OCKQ}$               | CLK to OQ/TQ out                                   | 0.41        | 0.43       | 0.49       | ns      |
| $T_{RQ\_OLOGICE2}$       | SR pin to OQ/TQ out (HP I/O banks only)            | 0.63        | 0.70       | 0.83       | ns      |
| $T_{GSRQ\_OLOGICE2}$     | Global set/reset to Q outputs (HP I/O banks only)  | 7.60        | 7.60       | 10.51      | ns      |
| $T_{RQ\_OLOGICE3}$       | SR pin to OQ/TQ out (HR I/O banks only)            | 0.63        | 0.70       | 0.83       | ns      |
| $T_{GSRQ\_OLOGICE3}$     | Global set/reset to Q outputs (HR I/O banks only)  | 7.60        | 7.60       | 10.51      | ns      |
| <b>Set/Reset</b>         |  |             |            |            |         |
| $T_{RPW\_OLOGICE2}$      | Minimum pulse width, SR inputs (HP I/O banks only) | 0.54        | 0.54       | 0.63       | ns, Min |
| $T_{RPW\_OLOGICE3}$      | Minimum pulse width, SR inputs (HR I/O banks only) | 0.54        | 0.54       | 0.63       | ns, Min |

## Input Serializer/Deserializer Switching Characteristics

Table 58: ISERDES Switching Characteristics

| Symbol  | Description  | Speed Grade |            |            | Units |
|---|--|-------------|------------|------------|-------|
|   |  | -3          | -2         | -1         |       |
| <b>Setup/Hold for Control Lines</b>           |  |             |            |            |       |
| $T_{ISCK\_BITSLIP} / T_{ISCKC\_BITSLIP}$      | BITSLIP pin setup/hold with respect to CLKDIV                                  | 0.01/0.12   | 0.02/0.13  | 0.02/0.15  | ns    |
| $T_{ISCK\_CE} / T_{ISCKC\_CE}^{(2)}$          | CE pin setup/hold with respect to CLK (for CE1)                                | 0.39/-0.02  | 0.44/-0.02 | 0.63/-0.02 | ns    |
| $T_{ISCK\_CE2} / T_{ISCKC\_CE2}^{(2)}$        | CE pin setup/hold with respect to CLKDIV (for CE2)                             | -0.12/0.29  | -0.12/0.31 | -0.12/0.35 | ns    |
| <b>Setup/Hold for Data Lines</b>              |  |             |            |            |       |
| $T_{ISDCK\_D} / T_{ISCKD\_D}$                 | D pin setup/hold with respect to CLK   | -0.02/0.11  | -0.02/0.12 | -0.02/0.15 | ns    |
| $T_{ISDCK\_DDLY} / T_{ISCKD\_DDLY}$           | DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>          | -0.02/0.11  | -0.02/0.12 | -0.02/0.15 | ns    |
| $T_{ISDCK\_D\_DDR} / T_{ISCKD\_D\_DDR}$       | D pin setup/hold with respect to CLK at DDR mode                               | -0.02/0.11  | -0.02/0.12 | -0.02/0.15 | ns    |
| $T_{ISDCK\_DDLY\_DDR} / T_{ISCKD\_DDLY\_DDR}$ | D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup> | 0.11/0.11   | 0.12/0.12  | 0.15/0.15  | ns    |
| <b>Sequential Delays</b>                      |  |             |            |            |       |
| $T_{ISCKO\_Q}$                                | CLKDIV to out at Q pin   | 0.46        | 0.47       | 0.58       | ns    |
| <b>Propagation Delays</b>                     |  |             |            |            |       |
| $T_{ISDO\_DO}$                                | D input to DO output pin   | 0.09        | 0.10       | 0.12       | ns    |

**Notes:**

- Recorded at 0 tap value.
- $T_{ISCK\_CE2}$  and  $T_{ISCKC\_CE2}$  are reported as  $T_{ISCK\_CE} / T_{ISCKC\_CE}$  in the timing report.

## Output Serializer/Deserializer Switching Characteristics

Table 59: OSERDES Switching Characteristics

| Symbol                                | Description                                   | Speed Grade |            |            | Units |
|---------------------------------------|---|-------------|------------|------------|-------|
|                                       |   | -3          | -2         | -1         |       |
| <b>Setup/Hold</b>                     |   |             |            |            |       |
| $T_{OSDCK\_D} / T_{OSCKD\_D}$         | D input setup/hold with respect to CLKDIV     | 0.37/0.02   | 0.40/0.02  | 0.55/0.02  | ns    |
| $T_{OSDCK\_T} / T_{OSCKD\_T}^{(1)}$   | T input setup/hold with respect to CLK        | 0.49/-0.15  | 0.56/-0.15 | 0.68/-0.15 | ns    |
| $T_{OSDCK\_T2} / T_{OSCKD\_T2}^{(1)}$ | T input setup/hold with respect to CLKDIV     | 0.27/-0.15  | 0.30/-0.15 | 0.34/-0.15 | ns    |
| $T_{OSCK\_OCE} / T_{OSCKC\_OCE}$      | OCE input setup/hold with respect to CLK      | 0.28/0.03   | 0.29/0.03  | 0.45/0.03  | ns    |
| $T_{OSCK\_S}$                         | SR (reset) input setup with respect to CLKDIV | 0.41        | 0.46       | 0.75       | ns    |
| $T_{OSCK\_TCE} / T_{OSCKC\_TCE}$      | TCE input setup/hold with respect to CLK      | 0.28/0.01   | 0.30/0.01  | 0.45/0.01  | ns    |
| <b>Sequential Delays</b>              |   |             |            |            |       |
| $T_{OSCKO\_OQ}$                       | Clock to out from CLK to OQ                   | 0.35        | 0.37       | 0.42       | ns    |
| $T_{OSCKO\_TQ}$                       | Clock to out from CLK to TQ                   | 0.41        | 0.43       | 0.49       | ns    |
| <b>Combinatorial</b>                  |   |             |            |            |       |
| $T_{OSDO\_TTQ}$                       | T input to TQ out                             | 0.73        | 0.81       | 0.97       | ns    |

**Notes:**

- $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T} / T_{OSCKD\_T}$  in the timing report.

## Input/Output Delay Switching Characteristics

Table 60: Input/Output Delay Switching Characteristics

| Symbol  | Description   | Speed Grade             |           |           | Units      |
|---|---|-------------------------|-----------|-----------|------------|
|   |   | -3                      | -2        | -1        |            |
| <b>IDELAYCTRL</b>                             |   |                         |           |           |            |
| $T_{DLYCCO\_RDY}$                             | Reset to ready for IDELAYCTRL   | 3.22                    | 3.22      | 3.22      | $\mu$ s    |
| $F_{IDELAYCTRL\_REF}$                         | Attribute REFCLK frequency = 200.0 <sup>(1)</sup>   | 200                     | 200       | 200       | MHz        |
|   | Attribute REFCLK frequency = 300.0 <sup>(1)</sup>   | 300                     | 300       | N/A       | MHz        |
| IDELAYCTRL_REF_PRECISION                      | REFCLK precision  | $\pm 10$                | $\pm 10$  | $\pm 10$  | MHz        |
| $T_{IDELAYCTRL\_RPW}$                         | Minimum reset pulse width   | 52.00                   | 52.00     | 52.00     | ns         |
| <b>IDELAY/ODELAY</b>                          |   |                         |           |           |            |
| $T_{IDELAYRESOLUTION}$                        | IDELAY/ODELAY chain delay resolution  | 1/(32 x 2 x $F_{REF}$ ) |           |           | ps         |
| $T_{IDELAYPAT\_JIT}$ and $T_{ODELAYPAT\_JIT}$ | Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>                | 0                       | 0         | 0         | ps per tap |
|   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup> | $\pm 5$                 | $\pm 5$   | $\pm 5$   | ps per tap |
|   | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup> | $\pm 9$                 | $\pm 9$   | $\pm 9$   | ps per tap |
| $T_{IDELAY\_CLK\_MAX}/T_{ODELAY\_CLK\_MAX}$   | Maximum frequency of CLK input to IDELAY/ODELAY   | 800                     | 800       | 710       | MHz        |
| $T_{IDCCK\_CE} / T_{IDCKC\_CE}$               | CE pin setup/hold with respect to C for IDELAY  | 0.11/0.10               | 0.14/0.12 | 0.18/0.14 | ns         |
| $T_{ODCCK\_CE} / T_{ODCKC\_CE}$               | CE pin setup/hold with respect to C for ODELAY  | 0.14/0.03               | 0.16/0.04 | 0.19/0.05 | ns         |
| $T_{IDCCK\_INC} / T_{IDCKC\_INC}$             | INC pin setup/hold with respect to C for IDELAY   | 0.10/0.14               | 0.12/0.16 | 0.14/0.20 | ns         |
| $T_{ODCCK\_INC} / T_{ODCKC\_INC}$             | INC pin setup/hold with respect to C for ODELAY   | 0.10/0.07               | 0.12/0.08 | 0.13/0.09 | ns         |
| $T_{IDCCK\_RST} / T_{IDCKC\_RST}$             | RST pin setup/hold with respect to C for IDELAY   | 0.13/0.08               | 0.14/0.10 | 0.16/0.12 | ns         |
| $T_{ODCCK\_RST} / T_{ODCKC\_RST}$             | RST pin setup/hold with respect to C for ODELAY   | 0.16/0.04               | 0.19/0.06 | 0.24/0.08 | ns         |
| $T_{IDDO\_IDATAIN}$                           | Propagation delay through IDELAY  | Note 5                  | Note 5    | Note 5    | ps         |
| $T_{ODDO\_ODATAIN}$                           | Propagation delay through ODELAY  | Note 5                  | Note 5    | Note 5    | ps         |

**Notes:**

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY/ODELAY tap setting. See the timing report for actual values.

**Table 61: IO\_FIFO Switching Characteristics**

| Symbol                             | Description            | Speed Grade |            |            | Units |
|------------------------------------|------------------------|-------------|------------|------------|-------|
|                                    |                        | -3          | -2         | -1         |       |
| <b>IO_FIFO Clock to Out Delays</b> |                        |             |            |            |       |
| $T_{OFFCKO\_DO}$                   | RDCLK to Q outputs     | 0.51        | 0.56       | 0.63       | ns    |
| $T_{CKO\_FLAGS}$                   | Clock to IO_FIFO flags | 0.59        | 0.62       | 0.81       | ns    |
| <b>Setup/Hold</b>                  |                        |             |            |            |       |
| $T_{CCK\_D}/T_{CKC\_D}$            | D inputs to WRCLK      | 0.43/-0.01  | 0.47/-0.01 | 0.53/-0.01 | ns    |
| $T_{IFFCK\_WREN}/T_{IFFCKC\_WREN}$ | WREN to WRCLK          | 0.39/-0.01  | 0.43/-0.01 | 0.50/-0.01 | ns    |
| $T_{OFFCK\_RDEN}/T_{OFFCKC\_RDEN}$ | RDEN to RDCLK          | 0.49/0.01   | 0.53/0.02  | 0.61/0.02  | ns    |
| <b>Minimum Pulse Width</b>         |                        |             |            |            |       |
| $T_{PWH\_IO\_FIFO}$                | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| $T_{PWL\_IO\_FIFO}$                | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| <b>Maximum Frequency</b>           |                        |             |            |            |       |
| $F_{MAX}$                          | RDCLK and WRCLK        | 533.05      | 470.37     | 400.00     | MHz   |

## CLB Switching Characteristics

**Table 62: CLB Switching Characteristics**

| Symbol   | Description  | Speed Grade |           |           | Units   |
|--|--|-------------|-----------|-----------|---------|
|  |  | -3          | -2        | -1        |         |
| <b>Combinatorial Delays</b>  |  |             |           |           |         |
| $T_{ILO}$  | An – Dn LUT address to A   | 0.05        | 0.05      | 0.06      | ns, Max |
| $T_{ILO\_2}$   | An – Dn LUT address to AMUX/CMUX   | 0.15        | 0.16      | 0.19      | ns, Max |
| $T_{ILO\_3}$   | An – Dn LUT address to BMUX_A  | 0.24        | 0.25      | 0.30      | ns, Max |
| $T_{ITO}$  | An – Dn inputs to A – D Q outputs  | 0.58        | 0.61      | 0.74      | ns, Max |
| $T_{AXA}$  | AX inputs to AMUX output   | 0.38        | 0.40      | 0.49      | ns, Max |
| $T_{AXB}$  | AX inputs to BMUX output   | 0.40        | 0.42      | 0.52      | ns, Max |
| $T_{AXC}$  | AX inputs to CMUX output   | 0.39        | 0.41      | 0.50      | ns, Max |
| $T_{AXD}$  | AX inputs to DMUX output   | 0.43        | 0.44      | 0.52      | ns, Max |
| $T_{BXB}$  | BX inputs to BMUX output   | 0.31        | 0.33      | 0.40      | ns, Max |
| $T_{BXD}$  | BX inputs to DMUX output   | 0.38        | 0.39      | 0.47      | ns, Max |
| $T_{CXC}$  | CX inputs to CMUX output   | 0.27        | 0.28      | 0.34      | ns, Max |
| $T_{CXD}$  | CX inputs to DMUX output   | 0.33        | 0.34      | 0.41      | ns, Max |
| $T_{DXD}$  | DX inputs to DMUX output   | 0.32        | 0.33      | 0.40      | ns, Max |
| <b>Sequential Delays</b>   |  |             |           |           |         |
| $T_{CKO}$  | Clock to AQ – DQ outputs   | 0.26        | 0.27      | 0.32      | ns, Max |
| $T_{SHCKO}$  | Clock to AMUX – DMUX outputs   | 0.32        | 0.32      | 0.39      | ns, Max |
| <b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b> |  |             |           |           |         |
| $T_{AS}/T_{AH}$  | $A_N – D_N$ input to CLK on A – D flip-flops                                 | 0.01/0.12   | 0.02/0.13 | 0.03/0.18 | ns, Min |
| $T_{DICK}/T_{CKDI}$  | $A_X – D_X$ input to CLK on A – D flip-flops                                 | 0.04/0.14   | 0.04/0.14 | 0.05/0.20 | ns, Min |
|  | $A_X – D_X$ input through MUXs and/or carry logic to CLK on A – D flip-flops | 0.36/0.10   | 0.37/0.11 | 0.46/0.16 | ns, Min |
| $T_{CECK\_CLB}/T_{CKCE\_CLB}$  | CE input to CLK on A – D flip-flops  | 0.19/0.05   | 0.20/0.05 | 0.25/0.05 | ns, Min |
| $T_{SRCK}/T_{CKSR}$  | SR input to CLK on A – D flip-flops  | 0.30/0.05   | 0.31/0.07 | 0.37/0.09 | ns, Min |
| <b>Set/Reset</b>   |  |             |           |           |         |
| $T_{SRMIN}$  | SR input minimum pulse width   | 0.52        | 0.78      | 1.04      | ns, Min |
| $T_{RQ}$   | Delay from SR input to AQ – DQ flip-flops                                    | 0.38        | 0.38      | 0.46      | ns, Max |
| $T_{CEO}$  | Delay from CE input to AQ – DQ flip-flops                                    | 0.34        | 0.35      | 0.43      | ns, Max |
| $F_{TOG}$  | Toggle frequency (for export control)  | 1818        | 1818      | 1818      | MHz     |



## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 63: CLB Distributed RAM Switching Characteristics

| Symbol   | Description  | Speed Grade |           |           | Units   |
|--|--|-------------|-----------|-----------|---------|
|  |  | -3          | -2        | -1        |         |
| <b>Sequential Delays</b>                           |  |             |           |           |         |
| $T_{SHCKO}^{(1)}$                                  | Clock to A – B outputs                                     | 0.68        | 0.70      | 0.85      | ns, Max |
| $T_{SHCKO\_1}$                                     | Clock to AMUX – BMUX outputs                               | 0.91        | 0.95      | 1.15      | ns, Max |
| <b>Setup and Hold Times Before/After Clock CLK</b> |  |             |           |           |         |
| $T_{DS\_LDRAM}/T_{DH\_LDRAM}$                      | A – D inputs to CLK  | 0.45/0.23   | 0.45/0.24 | 0.54/0.27 | ns, Min |
| $T_{AS\_LDRAM}/T_{AH\_LDRAM}$                      | Address An inputs to clock                                 | 0.13/0.50   | 0.14/0.50 | 0.17/0.58 | ns, Min |
|  | Address An inputs through MUXs and/or carry logic to clock | 0.40/0.16   | 0.42/0.17 | 0.52/0.23 | ns, Min |
| $T_{WS\_LDRAM}/T_{WH\_LDRAM}$                      | WE input to clock  | 0.29/0.09   | 0.30/0.09 | 0.36/0.09 | ns, Min |
| $T_{CECK\_LDRAM}/T_{CKCE\_LDRAM}$                  | CE input to CLK  | 0.29/0.09   | 0.30/0.09 | 0.37/0.09 | ns, Min |
| <b>Clock CLK</b>                                   |  |             |           |           |         |
| $T_{MPW\_LDRAM}$                                   | Minimum pulse width  | 0.68        | 0.77      | 0.91      | ns, Min |
| $T_{MCP}$  | Minimum clock period                                       | 1.35        | 1.54      | 1.82      | ns, Min |

**Notes:**

- $T_{SHCKO}$  also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 64: CLB Shift Register Switching Characteristics

| Symbol   | Description                         | Speed Grade |           |           | Units   |
|--|-------------------------------------|-------------|-----------|-----------|---------|
|  |                                     | -3          | -2        | -1        |         |
| <b>Sequential Delays</b>                           |                                     |             |           |           |         |
| $T_{REG}$  | Clock to A – D outputs              | 0.96        | 0.98      | 1.20      | ns, Max |
| $T_{REG\_MUX}$                                     | Clock to AMUX – DMUX output         | 1.19        | 1.23      | 1.50      | ns, Max |
| $T_{REG\_M31}$                                     | Clock to DMUX output via M31 output | 0.89        | 0.91      | 1.10      | ns, Max |
| <b>Setup and Hold Times Before/After Clock CLK</b> |                                     |             |           |           |         |
| $T_{WS\_SHFREG}/T_{WH\_SHFREG}$                    | WE input                            | 0.26/0.09   | 0.27/0.09 | 0.33/0.09 | ns, Min |
| $T_{CECK\_SHFREG}/T_{CKCE\_SHFREG}$                | CE input to CLK                     | 0.27/0.09   | 0.28/0.09 | 0.33/0.09 | ns, Min |
| $T_{DS\_SHFREG}/T_{DH\_SHFREG}$                    | A – D inputs to CLK                 | 0.28/0.26   | 0.28/0.26 | 0.33/0.30 | ns, Min |
| <b>Clock CLK</b>                                   |                                     |             |           |           |         |
| $T_{MPW\_SHFREG}$                                  | Minimum pulse width                 | 0.55        | 0.65      | 0.78      | ns, Min |

## Block RAM and FIFO Switching Characteristics

**Table 65: Block RAM and FIFO Switching Characteristics**

| Symbol   | Description   | Speed Grade |           |           | Units   |
|--|---|-------------|-----------|-----------|---------|
|  |   | -3          | -2        | -1        |         |
| <b>Block RAM and FIFO Clock-to-Out Delays</b>            |   |             |           |           |         |
| $T_{RCKO\_DO}$ and $T_{RCKO\_DO\_REG}^{(1)}$             | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>                                    | 1.57        | 1.80      | 2.08      | ns, Max |
|  | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>                                       | 0.54        | 0.63      | 0.75      | ns, Max |
| $T_{RCKO\_DO\_ECC}$ and $T_{RCKO\_DO\_ECC\_REG}$         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>                           | 2.35        | 2.58      | 3.26      | ns, Max |
|  | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>                              | 0.62        | 0.69      | 0.80      | ns, Max |
| $T_{RCKO\_DO\_CASCOU}$ and $T_{RCKO\_DO\_CASCOU\_REG}$   | Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>                          | 2.21        | 2.45      | 2.80      | ns, Max |
|  | Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>                             | 0.98        | 1.08      | 1.24      | ns, Max |
| $T_{RCKO\_FLAGS}$  | Clock CLK to FIFO flags outputs <sup>(6)</sup>  | 0.65        | 0.74      | 0.89      | ns, Max |
| $T_{RCKO\_POINTERS}$                                     | Clock CLK to FIFO pointers outputs <sup>(7)</sup>   | 0.79        | 0.87      | 0.98      | ns, Max |
| $T_{RCKO\_PARITY\_ECC}$                                  | Clock CLK to ECCPARITY in ECC encode only mode  | 0.66        | 0.72      | 0.80      | ns, Max |
| $T_{RCKO\_SDBIT\_ECC}$ and $T_{RCKO\_SDBIT\_ECC\_REG}$   | Clock CLK to BITERR (without output register)   | 2.17        | 2.38      | 3.01      | ns, Max |
|  | Clock CLK to BITERR (with output register)  | 0.57        | 0.65      | 0.76      | ns, Max |
| $T_{RCKO\_RDADDR\_ECC}$ and $T_{RCKO\_RDADDR\_ECC\_REG}$ | Clock CLK to RDADDR output with ECC (without output register)   | 0.64        | 0.74      | 0.90      | ns, Max |
|  | Clock CLK to RDADDR output with ECC (with output register)  | 0.71        | 0.79      | 0.92      | ns, Max |
| <b>Setup and Hold Times Before/After Clock CLK</b>       |   |             |           |           |         |
| $T_{RCKC\_ADDR}/T_{RCKC\_ADDR}$                          | ADDR inputs <sup>(8)</sup>  | 0.38/0.27   | 0.42/0.28 | 0.48/0.31 | ns, Min |
| $T_{RDCK\_DI\_WF\_NC}/T_{RCKD\_DI\_WF\_NC}$              | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup> | 0.49/0.51   | 0.55/0.53 | 0.63/0.57 | ns, Min |
| $T_{RDCK\_DI\_RF}/T_{RCKD\_DI\_RF}$                      | Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>               | 0.17/0.25   | 0.19/0.29 | 0.21/0.35 | ns, Min |
| $T_{RDCK\_DI\_ECC}/T_{RCKD\_DI\_ECC}$                    | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>   | 0.42/0.37   | 0.47/0.39 | 0.53/0.43 | ns, Min |
| $T_{RDCK\_DI\_ECCW}/T_{RCKD\_DI\_ECCW}$                  | DIN inputs with block RAM ECC encode only <sup>(9)</sup>  | 0.79/0.37   | 0.87/0.39 | 0.99/0.43 | ns, Min |
| $T_{RDCK\_DI\_ECC\_FIFO}/T_{RCKD\_DI\_ECC\_FIFO}$        | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>  | 0.89/0.47   | 0.98/0.50 | 1.12/0.54 | ns, Min |
| $T_{RCKC\_INJECTBITERR}/T_{RCKC\_INJECTBITERR}$          | Inject single/double bit error in ECC mode  | 0.49/0.30   | 0.55/0.31 | 0.63/0.34 | ns, Min |
| $T_{RCKC\_EN}/T_{RCKC\_EN}$                              | Block RAM Enable (EN) input   | 0.30/0.17   | 0.33/0.18 | 0.38/0.20 | ns, Min |
| $T_{RCKC\_REGCE}/T_{RCKC\_REGCE}$                        | CE input of output register   | 0.21/0.13   | 0.25/0.13 | 0.31/0.14 | ns, Min |
| $T_{RCKC\_RSTREG}/T_{RCKC\_RSTREG}$                      | Synchronous RSTREG input  | 0.25/0.06   | 0.27/0.06 | 0.29/0.06 | ns, Min |
| $T_{RCKC\_RSTRAM}/T_{RCKC\_RSTRAM}$                      | Synchronous RSTRAM input  | 0.27/0.35   | 0.29/0.37 | 0.31/0.39 | ns, Min |
| $T_{RCKC\_WEA}/T_{RCKC\_WEA}$                            | Write Enable (WE) input (Block RAM only)  | 0.38/0.15   | 0.41/0.16 | 0.46/0.17 | ns, Min |
| $T_{RCKC\_WREN}/T_{RCKC\_WREN}$                          | WREN FIFO inputs  | 0.39/0.25   | 0.39/0.30 | 0.40/0.37 | ns, Min |
| $T_{RCKC\_RDEN}/T_{RCKC\_RDEN}$                          | RDEN FIFO inputs  | 0.36/0.26   | 0.36/0.30 | 0.37/0.37 | ns, Min |

**Table 65: Block RAM and FIFO Switching Characteristics (Cont'd)**

| Symbol                              | Description   | Speed Grade |            |            | Units   |
|-------------------------------------|---|-------------|------------|------------|---------|
|                                     |   | -3          | -2         | -1         |         |
| <b>Reset Delays</b>                 |   |             |            |            |         |
| $T_{RCKO\_FLAGS}$                   | Reset RST to FIFO flags/pointers <sup>(10)</sup>  | 0.76        | 0.83       | 0.93       | ns, Max |
| $T_{RREC\_RST}/T_{RREM\_RST}$       | FIFO reset recovery and removal timing <sup>(11)</sup>  | 1.59/-0.68  | 1.76/-0.68 | 2.01/-0.68 | ns, Max |
| <b>Maximum Frequency</b>            |   |             |            |            |         |
| $F_{MAX\_BRAM\_WF\_NC}$             | Block RAM (Write first and No change modes)<br>When not in SDP RF mode  | 601.32      | 543.77     | 458.09     | MHz     |
| $F_{MAX\_BRAM\_RF\_PERFORMANCE}$    | Block RAM (Read first, Performance mode)<br>When in SDP RF mode but no address overlap<br>between port A and port B                               | 601.32      | 543.77     | 458.09     | MHz     |
| $F_{MAX\_BRAM\_RF\_DELAYED\_WRITE}$ | Block RAM (Read first, Delayed_write mode)<br>When in SDP RF mode and there is possibility of<br>overlap between port A and port B addresses      | 528.26      | 477.33     | 400.80     | MHz     |
| $F_{MAX\_CAS\_WF\_NC}$              | Block RAM Cascade (Write first, No change<br>mode)<br>When cascade but not in RF mode   | 551.27      | 493.93     | 408.00     | MHz     |
| $F_{MAX\_CAS\_RF\_PERFORMANCE}$     | Block RAM Cascade (Read first, Performance<br>mode)<br>When in cascade with RF mode and no possibility<br>of address overlap/one port is disabled | 551.27      | 493.93     | 408.00     | MHz     |
| $F_{MAX\_CAS\_RF\_DELAYED\_WRITE}$  | When in cascade RF mode and there is a<br>possibility of address overlap between port A and<br>port B   | 478.24      | 427.35     | 350.88     | MHz     |
| $F_{MAX\_FIFO}$                     | FIFO in all modes without ECC   | 601.32      | 543.77     | 458.09     | MHz     |
| $F_{MAX\_ECC}$                      | Block RAM and FIFO in ECC configuration   | 484.26      | 430.85     | 351.12     | MHz     |

**Notes:**

1. The timing report shows all of these parameters as  $T_{RCKO\_DO}$ .
2.  $T_{RCKO\_DOR}$  includes  $T_{RCKO\_DOW}$ ,  $T_{RCKO\_DOPR}$ , and  $T_{RCKO\_DOPW}$  as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with  $DO\_REG = 0$ .
4.  $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $DO\_REG = 1$ .
6.  $T_{RCKO\_FLAGS}$  includes the following parameters:  $T_{RCKO\_AEMPTY}$ ,  $T_{RCKO\_AFULL}$ ,  $T_{RCKO\_EMPTY}$ ,  $T_{RCKO\_FULL}$ ,  $T_{RCKO\_RDERR}$ ,  $T_{RCKO\_WRERR}$ .
7.  $T_{RCKO\_POINTERS}$  includes both  $T_{RCKO\_RDCOUNT}$  and  $T_{RCKO\_WRCOUNT}$ .
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10.  $T_{RCKO\_FLAGS}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

## DSP48E1 Switching Characteristics

**Table 66: DSP48E1 Switching Characteristics**

| Symbol  | Description   | Speed Grade |            |            | Units |
|---|---|-------------|------------|------------|-------|
|   |   | -3          | -2         | -1         |       |
| <b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>              |   |             |            |            |       |
| $T_{\text{DSPDCK\_A\_AREG}}/T_{\text{DSPCKD\_A\_AREG}}$                                   | A input to A register CLK                           | 0.24/0.12   | 0.27/0.14  | 0.31/0.16  | ns    |
| $T_{\text{DSPDCK\_B\_BREG}}/T_{\text{DSPCKD\_B\_BREG}}$                                   | B input to B register CLK                           | 0.28/0.13   | 0.32/0.14  | 0.39/0.15  | ns    |
| $T_{\text{DSPDCK\_C\_CREG}}/T_{\text{DSPCKD\_C\_CREG}}$                                   | C input to C register CLK                           | 0.15/0.15   | 0.17/0.17  | 0.20/0.20  | ns    |
| $T_{\text{DSPDCK\_D\_DREG}}/T_{\text{DSPCKD\_D\_DREG}}$                                   | D input to D register CLK                           | 0.21/0.19   | 0.27/0.22  | 0.35/0.26  | ns    |
| $T_{\text{DSPDCK\_ACIN\_AREG}}/T_{\text{DSPCKD\_ACIN\_AREG}}$                             | ACIN input to A register CLK                        | 0.21/0.12   | 0.24/0.14  | 0.27/0.16  | ns    |
| $T_{\text{DSPDCK\_BCIN\_BREG}}/T_{\text{DSPCKD\_BCIN\_BREG}}$                             | BCIN input to B register CLK                        | 0.22/0.13   | 0.25/0.14  | 0.30/0.15  | ns    |
| <b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>                   |   |             |            |            |       |
| $T_{\text{DSPDCK\_}\{A, B\}\_MREG\_MULT}/T_{\text{DSPCKD\_B\_MREG\_MULT}}$                | {A, B,} input to M register CLK using multiplier    | 2.04/–0.01  | 2.34/–0.01 | 2.79/–0.01 | ns    |
| $T_{\text{DSPDCK\_}\{A, B\}\_ADREG}/T_{\text{DSPCKD\_D\_ADREG}}$                          | {A, D} input to AD register CLK                     | 1.09/–0.02  | 1.25/–0.02 | 1.49/–0.02 | ns    |
| <b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>             |   |             |            |            |       |
| $T_{\text{DSPDCK\_}\{A, B\}\_PREG\_MULT}/T_{\text{DSPCKD\_}\{A, B\}\_PREG\_MULT}$         | {A, B,} input to P register CLK using multiplier    | 3.41/–0.24  | 3.90/–0.24 | 4.64/–0.24 | ns    |
| $T_{\text{DSPDCK\_D\_PREG\_MULT}}/T_{\text{DSPCKD\_D\_PREG\_MULT}}$                       | D input to P register CLK using multiplier          | 3.33/–0.62  | 3.81/–0.62 | 4.53/–0.62 | ns    |
| $T_{\text{DSPDCK\_}\{A, B\}\_PREG}/T_{\text{DSPCKD\_}\{A, B\}\_PREG}$                     | A or B input to P register CLK not using multiplier | 1.47/–0.24  | 1.68/–0.24 | 2.00/–0.24 | ns    |
| $T_{\text{DSPDCK\_C\_PREG}}/T_{\text{DSPCKD\_C\_PREG}}$                                   | C input to P register CLK not using multiplier      | 1.30/–0.22  | 1.49/–0.22 | 1.78/–0.22 | ns    |
| $T_{\text{DSPDCK\_PCIN\_PREG}}/T_{\text{DSPCKD\_PCIN\_PREG}}$                             | PCIN input to P register CLK                        | 1.12/–0.13  | 1.28/–0.13 | 1.52/–0.13 | ns    |
| <b>Setup and Hold Times of the CE Pins</b>  |   |             |            |            |       |
| $T_{\text{DSPDCK\_}\{CEA;CEB\}\_AREG;BREG}/T_{\text{DSPCKD\_}\{CEA;CEB\}\_AREG;BREG}$     | {CEA; CEB} input to {A; B} register CLK             | 0.30/0.05   | 0.36/0.06  | 0.44/0.09  | ns    |
| $T_{\text{DSPDCK\_CEC\_CREG}}/T_{\text{DSPCKD\_CEC\_CREG}}$                               | CEC input to C register CLK                         | 0.24/0.08   | 0.29/0.09  | 0.36/0.11  | ns    |
| $T_{\text{DSPDCK\_CED\_DREG}}/T_{\text{DSPCKD\_CED\_DREG}}$                               | CED input to D register CLK                         | 0.31/–0.02  | 0.36/–0.02 | 0.44/–0.02 | ns    |
| $T_{\text{DSPDCK\_CEM\_MREG}}/T_{\text{DSPCKD\_CEM\_MREG}}$                               | CEM input to M register CLK                         | 0.26/0.15   | 0.29/0.17  | 0.33/0.20  | ns    |
| $T_{\text{DSPDCK\_CEP\_PREG}}/T_{\text{DSPCKD\_CEP\_PREG}}$                               | CEP input to P register CLK                         | 0.31/0.01   | 0.36/0.01  | 0.45/0.01  | ns    |
| <b>Setup and Hold Times of the RST Pins</b>   |   |             |            |            |       |
| $T_{\text{DSPDCK\_}\{RSTA;RSTB\}\_AREG;BREG}/T_{\text{DSPCKD\_}\{RSTA;RSTB\}\_AREG;BREG}$ | {RSTA, RSTB} input to {A, B} register CLK           | 0.34/0.10   | 0.39/0.11  | 0.47/0.13  | ns    |
| $T_{\text{DSPDCK\_RSTC\_CREG}}/T_{\text{DSPCKD\_RSTC\_CREG}}$                             | RSTC input to C register CLK                        | 0.06/0.22   | 0.07/0.24  | 0.08/0.26  | ns    |
| $T_{\text{DSPDCK\_RSTD\_DREG}}/T_{\text{DSPCKD\_RSTD\_DREG}}$                             | RSTD input to D register CLK                        | 0.37/0.06   | 0.42/0.06  | 0.50/0.07  | ns    |
| $T_{\text{DSPDCK\_RSTM\_MREG}}/T_{\text{DSPCKD\_RSTM\_MREG}}$                             | RSTM input to M register CLK                        | 0.18/0.18   | 0.20/0.21  | 0.23/0.24  | ns    |
| $T_{\text{DSPDCK\_RSTP\_PREG}}/T_{\text{DSPCKD\_RSTP\_PREG}}$                             | RSTP input to P register CLK                        | 0.24/0.01   | 0.26/0.01  | 0.30/0.01  | ns    |
| <b>Combinatorial Delays from Input Pins to Output Pins</b>                                |   |             |            |            |       |
| $T_{\text{DSPDO\_A\_CARRYOUT\_MULT}}$   | A input to CARRYOUT output using multiplier         | 3.21        | 3.69       | 4.39       | ns    |
| $T_{\text{DSPDO\_D\_P\_MULT}}$  | D input to P output using multiplier                | 3.15        | 3.61       | 4.30       | ns    |
| $T_{\text{DSPDO\_A\_P}}$  | A input to P output not using multiplier            | 1.30        | 1.48       | 1.76       | ns    |
| $T_{\text{DSPDO\_C\_P}}$  | C input to P output                                 | 1.13        | 1.30       | 1.55       | ns    |

**Table 66: DSP48E1 Switching Characteristics (Cont'd)**

| Symbol   | Description  | Speed Grade |      |      | Units |
|--|--|-------------|------|------|-------|
|  |  | -3          | -2   | -1   |       |
| <b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>     |  |             |      |      |       |
| $T_{\text{DSPDO}_{\{A, B\}}_{\{ACOUT, BCOUT\}}}$                         | {A, B} input to {ACOUT, BCOUT} output                    | 0.47        | 0.53 | 0.63 | ns    |
| $T_{\text{DSPDO}_{\{A, B\}}_{\text{CARRYCASCOUT\_MULT}}}$                | {A, B} input to CARRYCASCOUT output using multiplier     | 3.44        | 3.94 | 4.69 | ns    |
| $T_{\text{DSPDO}_D_{\text{CARRYCASCOUT\_MULT}}}$                         | D input to CARRYCASCOUT output using multiplier          | 3.36        | 3.85 | 4.58 | ns    |
| $T_{\text{DSPDO}_{\{A, B\}}_{\text{CARRYCASCOUT}}}$                      | {A, B} input to CARRYCASCOUT output not using multiplier | 1.50        | 1.72 | 2.04 | ns    |
| $T_{\text{DSPDO}_C_{\text{CARRYCASCOUT}}}$                               | C input to CARRYCASCOUT output                           | 1.34        | 1.53 | 1.83 | ns    |
| <b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b> |  |             |      |      |       |
| $T_{\text{DSPDO}_{ACIN\_P\_MULT}}$                                       | ACIN input to P output using multiplier                  | 3.09        | 3.55 | 4.24 | ns    |
| $T_{\text{DSPDO}_{ACIN\_P}}$   | ACIN input to P output not using multiplier              | 1.16        | 1.33 | 1.59 | ns    |
| $T_{\text{DSPDO}_{ACIN\_ACOUT}}$   | ACIN input to ACOUT output                               | 0.32        | 0.37 | 0.45 | ns    |
| $T_{\text{DSPDO}_{ACIN\_CARRYCASCOUT\_MULT}}$                            | ACIN input to CARRYCASCOUT output using multiplier       | 3.30        | 3.79 | 4.52 | ns    |
| $T_{\text{DSPDO}_{ACIN\_CARRYCASCOUT}}$                                  | ACIN input to CARRYCASCOUT output not using multiplier   | 1.37        | 1.57 | 1.87 | ns    |
| $T_{\text{DSPDO}_{PCIN\_P}}$   | PCIN input to P output                                   | 0.94        | 1.08 | 1.29 | ns    |
| $T_{\text{DSPDO}_{PCIN\_CARRYCASCOUT}}$                                  | PCIN input to CARRYCASCOUT output                        | 1.15        | 1.32 | 1.57 | ns    |
| <b>Clock to Outs from Output Register Clock to Output Pins</b>           |  |             |      |      |       |
| $T_{\text{DSPCKO}_P_{\text{PREG}}}$                                      | CLK PREG to P output                                     | 0.33        | 0.35 | 0.39 | ns    |
| $T_{\text{DSPCKO}_{\text{CARRYCASCOUT}}_{\text{PREG}}}$                  | CLK PREG to CARRYCASCOUT output                          | 0.44        | 0.50 | 0.59 | ns    |
| <b>Clock to Outs from Pipeline Register Clock to Output Pins</b>         |  |             |      |      |       |
| $T_{\text{DSPCKO}_P_{\text{MREG}}}$                                      | CLK MREG to P output                                     | 1.42        | 1.64 | 1.96 | ns    |
| $T_{\text{DSPCKO}_{\text{CARRYCASCOUT}}_{\text{MREG}}}$                  | CLK MREG to CARRYCASCOUT output                          | 1.63        | 1.87 | 2.24 | ns    |
| $T_{\text{DSPCKO}_P_{\text{ADREG\_MULT}}}$                               | CLK ADREG to P output using multiplier                   | 2.30        | 2.63 | 3.13 | ns    |
| $T_{\text{DSPCKO}_{\text{CARRYCASCOUT}}_{\text{ADREG\_MULT}}}$           | CLK ADREG to CARRYCASCOUT output using multiplier        | 2.51        | 2.87 | 3.41 | ns    |
| <b>Clock to Outs from Input Register Clock to Output Pins</b>            |  |             |      |      |       |
| $T_{\text{DSPCKO}_P_{\text{AREG\_MULT}}}$                                | CLK AREG to P output using multiplier                    | 3.34        | 3.83 | 4.55 | ns    |
| $T_{\text{DSPCKO}_P_{\text{BREG}}}$                                      | CLK BREG to P output not using multiplier                | 1.39        | 1.59 | 1.88 | ns    |
| $T_{\text{DSPCKO}_P_{\text{CREG}}}$                                      | CLK CREG to P output not using multiplier                | 1.43        | 1.64 | 1.95 | ns    |
| $T_{\text{DSPCKO}_P_{\text{DREG\_MULT}}}$                                | CLK DREG to P output using multiplier                    | 3.32        | 3.80 | 4.51 | ns    |

**Table 66: DSP48E1 Switching Characteristics (Cont'd)**

| Symbol  | Description  | Speed Grade |        |        | Units |
|---|--|-------------|--------|--------|-------|
|   |  | -3          | -2     | -1     |       |
| <b>Clock to Outs from Input Register Clock to Cascading Output Pins</b>       |  |             |        |        |       |
| $T_{\text{DSPCKO}_{\{ACOUT; BCOUT\}_{\{AREG; BREG\}}}}$                       | CLK (ACOUT, BCOUT) to {A,B} register output                  | 0.55        | 0.62   | 0.74   | ns    |
| $T_{\text{DSPCKO}_{\text{CARRYCASCOUT}_{\{AREG, BREG\}}_{\text{MULT}}}}$      | CLK (AREG, BREG) to CARRYCASCOUT output using multiplier     | 3.55        | 4.06   | 4.84   | ns    |
| $T_{\text{DSPCKO}_{\text{CARRYCASCOUT}_{\text{BREG}}}}$                       | CLK BREG to CARRYCASCOUT output not using multiplier         | 1.60        | 1.82   | 2.16   | ns    |
| $T_{\text{DSPCKO}_{\text{CARRYCASCOUT}_{\text{DREG}_{\text{MULT}}}}$          | CLK DREG to CARRYCASCOUT output using multiplier             | 3.52        | 4.03   | 4.79   | ns    |
| $T_{\text{DSPCKO}_{\text{CARRYCASCOUT}_{\text{CREG}}}}$                       | CLK CREG to CARRYCASCOUT output                              | 1.64        | 1.88   | 2.23   | ns    |
| <b>Maximum Frequency</b>  |  |             |        |        |       |
| $F_{\text{MAX}}$  | With all registers used                                      | 741.84      | 650.20 | 547.95 | MHz   |
| $F_{\text{MAX}_{\text{PATDET}}}$  | With pattern detector  | 627.35      | 549.75 | 463.61 | MHz   |
| $F_{\text{MAX}_{\text{MULT}_{\text{NOMREG}}}}$                                | Two register multiply without MREG                           | 412.20      | 360.75 | 303.77 | MHz   |
| $F_{\text{MAX}_{\text{MULT}_{\text{NOMREG}_{\text{PATDET}}}}$                 | Two register multiply without MREG with pattern detect       | 374.25      | 327.65 | 276.01 | MHz   |
| $F_{\text{MAX}_{\text{PREADD}_{\text{MULT}_{\text{NOADREG}}}}$                | Without ADREG  | 468.82      | 408.66 | 342.70 | MHz   |
| $F_{\text{MAX}_{\text{PREADD}_{\text{MULT}_{\text{NOADREG}_{\text{PATDET}}}}$ | Without ADREG with pattern detect                            | 468.82      | 408.66 | 342.70 | MHz   |
| $F_{\text{MAX}_{\text{NOPIPELINEREG}}}$                                       | Without pipeline registers (MREG, ADREG)                     | 306.84      | 267.81 | 225.02 | MHz   |
| $F_{\text{MAX}_{\text{NOPIPELINEREG}_{\text{PATDET}}}}$                       | Without pipeline registers (MREG, ADREG) with pattern detect | 285.23      | 249.13 | 209.38 | MHz   |

## Clock Buffers and Networks

**Table 67: Global Clock Switching Characteristics (Including BUFGCTRL)**

| Symbol                              | Description                    | Speed Grade |           |           | Units |
|-------------------------------------|--------------------------------|-------------|-----------|-----------|-------|
|                                     |                                | -3          | -2        | -1        |       |
| $T_{BCCCK\_CE}/T_{BCCCK\_CE}^{(1)}$ | CE pins setup/hold             | 0.12/0.30   | 0.14/0.38 | 0.26/0.38 | ns    |
| $T_{BCCCK\_S}/T_{BCCCK\_S}^{(1)}$   | S pins setup/hold              | 0.12/0.30   | 0.14/0.38 | 0.26/0.38 | ns    |
| $T_{BCCCKO\_O}^{(2)}$               | BUFGCTRL delay from I0/I1 to O | 0.08        | 0.10      | 0.12      | ns    |
| <b>Maximum Frequency</b>            |                                |             |           |           |       |
| $F_{MAX\_BUFG}$                     | Global clock tree (BUFG)       | 741.00      | 710.00    | 625.00    | MHz   |

**Notes:**

- $T_{BCCCK\_CE}$  and  $T_{BCCCK\_S}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
- $T_{BCCCKO\_O}$  (BUFG delay from I0 to O) values are the same as  $T_{BCCCKO\_O}$  values.

**Table 68: Input/Output Clock Switching Characteristics (BUFIO)**

| Symbol                   | Description                    | Speed Grade |        |        | Units |
|--------------------------|--------------------------------|-------------|--------|--------|-------|
|                          |                                | -3          | -2     | -1     |       |
| $T_{BIOCKO\_O}$          | Clock to out delay from I to O | 1.04        | 1.14   | 1.32   | ns    |
| <b>Maximum Frequency</b> |                                |             |        |        |       |
| $F_{MAX\_BUFIO}$         | I/O clock tree (BUFIO)         | 800.00      | 800.00 | 710.00 | MHz   |

**Table 69: Regional Clock Buffer Switching Characteristics (BUFR)**

| Symbol                   | Description   | Speed Grade |        |        | Units |
|--------------------------|---|-------------|--------|--------|-------|
|                          |   | -3          | -2     | -1     |       |
| $T_{BRCKO\_O}$           | Clock to out delay from I to O                                  | 0.60        | 0.65   | 0.77   | ns    |
| $T_{BRCKO\_O\_BYP}$      | Clock to out delay from I to O with Divide Bypass attribute set | 0.30        | 0.32   | 0.38   | ns    |
| $T_{BRDO\_O}$            | Propagation delay from CLR to O                                 | 0.71        | 0.75   | 0.96   | ns    |
| <b>Maximum Frequency</b> |   |             |        |        |       |
| $F_{MAX\_BUFR}^{(1)}$    | Regional clock tree (BUFR)                                      | 600.00      | 540.00 | 450.00 | MHz   |

**Notes:**

- The maximum input frequency to the BUFR and BUFMR is the BUFIO  $F_{MAX}$  frequency.

**Table 70: Horizontal Clock Buffer Switching Characteristics (BUFH)**

| Symbol                          | Description                    | Speed Grade |           |           | Units |
|---------------------------------|--------------------------------|-------------|-----------|-----------|-------|
|                                 |                                | -3          | -2        | -1        |       |
| $T_{BHCKO\_O}$                  | BUFH delay from I to O         | 0.10        | 0.11      | 0.13      | ns    |
| $T_{BHCKCK\_CE}/T_{BHCKCK\_CE}$ | CE pin setup and hold          | 0.20/0.16   | 0.23/0.20 | 0.38/0.21 | ns    |
| <b>Maximum Frequency</b>        |                                |             |           |           |       |
| $F_{MAX\_BUFH}$                 | Horizontal clock buffer (BUFH) | 741.00      | 710.00    | 625.00    | MHz   |

**Table 71: Duty-Cycle Distortion and Clock-Tree Skew**

| Symbol                 | Description  | Device  | Speed Grade |      |      | Units |
|------------------------|--|---------|-------------|------|------|-------|
|                        |  |         | -3          | -2   | -1   |       |
| T <sub>DCD_CLK</sub>   | Global clock tree duty-cycle distortion <sup>(1)</sup> | All     | 0.20        | 0.20 | 0.20 | ns    |
| T <sub>CKSKEW</sub>    | Global clock tree skew <sup>(2)</sup>                  | XC7Z030 | 0.29        | 0.36 | 0.37 | ns    |
|                        |  | XC7Z045 | 0.43        | 0.54 | 0.57 | ns    |
|                        |  | XC7Z100 | N/A         | 0.54 | 0.56 | ns    |
| T <sub>DCD_BUFIO</sub> | I/O clock tree duty-cycle distortion                   | All     | 0.12        | 0.12 | 0.12 | ns    |
| T <sub>BUFIOSKEW</sub> | I/O clock tree skew across one clock region            | All     | 0.02        | 0.02 | 0.02 | ns    |
| T <sub>DCD_BUFRR</sub> | Regional clock tree duty-cycle distortion              | All     | 0.15        | 0.15 | 0.15 | ns    |

**Notes:**

1. These parameters represent the worst-case duty-cycle distortion observable at the pins of the device using LVDS output buffers. For cases where other I/O standards are used, IBIS can be used to calculate any additional duty-cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate application specific clock skew.

## MMCM Switching Characteristics

**Table 72: MMCM Specification**

| Symbol                          | Description  | Speed Grade                             |         |         | Units |
|---------------------------------|--|---|---------|---------|-------|
|                                 |  | -3                                      | -2      | -1      |       |
| MMCM_F <sub>INMAX</sub>         | Maximum input clock frequency                          | 1066.00                                 | 933.00  | 800.00  | MHz   |
| MMCM_F <sub>INMIN</sub>         | Minimum input clock frequency                          | 10.00                                   | 10.00   | 10.00   | MHz   |
| MMCM_F <sub>INJITTER</sub>      | Maximum input clock period jitter                      | < 20% of clock input period or 1 ns Max |         |         |       |
| MMCM_F <sub>INDUTY</sub>        | Allowable input duty cycle: 10—49 MHz                  | 25.00                                   | 25.00   | 25.00   | %     |
|                                 | Allowable input duty cycle: 50—199 MHz                 | 30.00                                   | 30.00   | 30.00   | %     |
|                                 | Allowable input duty cycle: 200—399 MHz                | 35.00                                   | 35.00   | 35.00   | %     |
|                                 | Allowable input duty cycle: 400—499 MHz                | 40.00                                   | 40.00   | 40.00   | %     |
|                                 | Allowable input duty cycle: >500 MHz                   | 45.00                                   | 45.00   | 45.00   | %     |
| MMCM_F <sub>MIN_PSCLK</sub>     | Minimum dynamic phase-shift clock frequency            | 0.01                                    | 0.01    | 0.01    | MHz   |
| MMCM_F <sub>MAX_PSCLK</sub>     | Maximum dynamic phase-shift clock frequency            | 550.00                                  | 500.00  | 450.00  | MHz   |
| MMCM_F <sub>VCOMIN</sub>        | Minimum MMCM VCO frequency                             | 600.00                                  | 600.00  | 600.00  | MHz   |
| MMCM_F <sub>VCOMAX</sub>        | Maximum MMCM VCO frequency                             | 1600.00                                 | 1440.00 | 1200.00 | MHz   |
| MMCM_F <sub>BANDWIDTH</sub>     | Low MMCM bandwidth at typical <sup>(1)</sup>           | 1.00                                    | 1.00    | 1.00    | MHz   |
|                                 | High MMCM bandwidth at typical <sup>(1)</sup>          | 4.00                                    | 4.00    | 4.00    | MHz   |
| MMCM_T <sub>STATPHAOFFSET</sub> | Static phase offset of the MMCM outputs <sup>(2)</sup> | 0.12                                    | 0.12    | 0.12    | ns    |
| MMCM_T <sub>OUTJITTER</sub>     | MMCM output jitter                                     | Note 3                                  |         |         |       |
| MMCM_T <sub>OUTDUTY</sub>       | MMCM output clock duty-cycle precision <sup>(4)</sup>  | 0.20                                    | 0.20    | 0.20    | ns    |
| MMCM_T <sub>LOCKMAX</sub>       | MMCM maximum lock time                                 | 100.00                                  | 100.00  | 100.00  | μs    |
| MMCM_F <sub>OUTMAX</sub>        | MMCM maximum output frequency                          | 1066.00                                 | 933.00  | 800.00  | MHz   |
| MMCM_F <sub>OUTMIN</sub>        | MMCM minimum output frequency <sup>(5)(6)</sup>        | 4.69                                    | 4.69    | 4.69    | MHz   |
| MMCM_T <sub>EXTFDVAR</sub>      | External clock feedback variation                      | < 20% of clock input period or 1 ns Max |         |         |       |
| MMCM_RST <sub>MINPULSE</sub>    | Minimum reset pulse width                              | 5.00                                    | 5.00    | 5.00    | ns    |
| MMCM_F <sub>PFDMAX</sub>        | Maximum frequency at the phase frequency detector      | 550.00                                  | 500.00  | 450.00  | MHz   |



**Table 72: MMCM Specification (Cont'd)**

| Symbol   | Description                                       | Speed Grade                 |           |           | Units    |
|--|---|-----------------------------|-----------|-----------|----------|
|  |   | -3                          | -2        | -1        |          |
| MMCM_F_PFDMIN  | Minimum frequency at the phase frequency detector | 10.00                       | 10.00     | 10.00     | MHz      |
| MMCM_T_FBDELAY   | Maximum delay in the feedback path                | 3 ns Max or one CLKIN cycle |           |           |          |
| <b>MMCM Switching Characteristics Setup and Hold</b>                     |   |                             |           |           |          |
| T <sub>MMCMDCK_PSEN</sub> /<br>T <sub>MMCMCKD_PSEN</sub>                 | Setup and hold of phase-shift enable              | 1.04/0.00                   | 1.04/0.00 | 1.04/0.00 | ns       |
| T <sub>MMCMDCK_PSINCDEC</sub> /<br>T <sub>MMCMCKD_PSINCDEC</sub>         | Setup and hold of phase-shift increment/decrement | 1.04/0.00                   | 1.04/0.00 | 1.04/0.00 | ns       |
| T <sub>MMCMCKO_PSDONE</sub>  | Phase shift clock-to-out of PSDONE                | 0.59                        | 0.68      | 0.81      | ns       |
| <b>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</b> |   |                             |           |           |          |
| T <sub>MMCMDCK_DADDR</sub> /<br>T <sub>MMCMCKD_DADDR</sub>               | Setup and hold of D address                       | 1.25/0.15                   | 1.40/0.15 | 1.63/0.15 | ns, Min  |
| T <sub>MMCMDCK_DI</sub> /<br>T <sub>MMCMCKD_DI</sub>                     | Setup and hold of D input                         | 1.25/0.15                   | 1.40/0.15 | 1.63/0.15 | ns, Min  |
| T <sub>MMCMDCK_DEN</sub> /<br>T <sub>MMCMCKD_DEN</sub>                   | Setup and hold of D enable                        | 1.76/0.00                   | 1.97/0.00 | 2.29/0.00 | ns, Min  |
| T <sub>MMCMDCK_DWE</sub> /<br>T <sub>MMCMCKD_DWE</sub>                   | Setup and hold of D write enable                  | 1.25/0.15                   | 1.40/0.15 | 1.63/0.15 | ns, Min  |
| T <sub>MMCMCKO_DRDY</sub>  | CLK to out of DRDY                                | 0.65                        | 0.72      | 0.99      | ns, Max  |
| F <sub>DCK</sub>   | DCLK frequency                                    | 200.00                      | 200.00    | 200.00    | MHz, Max |

**Notes:**

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.
6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.

## PLL Switching Characteristics

**Table 73: PLL Specification**

| Symbol  | Description   | Speed Grade                             |           |           | Units    |
|---|---|---|-----------|-----------|----------|
|   |   | -3                                      | -2        | -1        |          |
| PLL_F <sub>INMAX</sub>  | Maximum input clock frequency                         | 1066.00                                 | 933.00    | 800.00    | MHz      |
| PLL_F <sub>INMIN</sub>  | Minimum input clock frequency                         | 19.00                                   | 19.00     | 19.00     | MHz      |
| PLL_F <sub>INJITTER</sub>   | Maximum input clock period jitter                     | < 20% of clock input period or 1 ns Max |           |           |          |
| PLL_F <sub>INDUTY</sub>   | Allowable input duty cycle: 19—49 MHz                 | 25.00                                   | 25.00     | 25.00     | %        |
|   | Allowable input duty cycle: 50—199 MHz                | 30.00                                   | 30.00     | 30.00     | %        |
|   | Allowable input duty cycle: 200—399 MHz               | 35.00                                   | 35.00     | 35.00     | %        |
|   | Allowable input duty cycle: 400—499 MHz               | 40.00                                   | 40.00     | 40.00     | %        |
|   | Allowable input duty cycle: >500 MHz                  | 45.00                                   | 45.00     | 45.00     | %        |
| PLL_F <sub>VCOMIN</sub>   | Minimum PLL VCO frequency                             | 800.00                                  | 800.00    | 800.00    | MHz      |
| PLL_F <sub>VCOMAX</sub>   | Maximum PLL VCO frequency                             | 2133.00                                 | 1866.00   | 1600.00   | MHz      |
| PLL_F <sub>BANDWIDTH</sub>  | Low PLL bandwidth at typical <sup>(1)</sup>           | 1.00                                    | 1.00      | 1.00      | MHz      |
|   | High PLL bandwidth at typical <sup>(1)</sup>          | 4.00                                    | 4.00      | 4.00      | MHz      |
| PLL_T <sub>STATPHAOFFSET</sub>  | Static phase offset of the PLL outputs <sup>(2)</sup> | 0.12                                    | 0.12      | 0.12      | ns       |
| PLL_T <sub>OUTJITTER</sub>  | PLL output jitter <sup>(3)</sup>                      | Note 1                                  |           |           |          |
| PLL_T <sub>OUTDUTY</sub>  | PLL output clock duty-cycle precision <sup>(4)</sup>  | 0.20                                    | 0.20      | 0.20      | ns       |
| PLL_T <sub>LOCKMAX</sub>  | PLL maximum lock time                                 | 100.00                                  | 100.00    | 100.00    | μs       |
| PLL_F <sub>OUTMAX</sub>   | PLL maximum output frequency                          | 1066.00                                 | 933.00    | 800.00    | MHz      |
| PLL_F <sub>OUTMIN</sub>   | PLL minimum output frequency <sup>(5)</sup>           | 6.25                                    | 6.25      | 6.25      | MHz      |
| PLL_T <sub>EXTFDVAR</sub>   | External clock feedback variation                     | < 20% of clock input period or 1 ns Max |           |           |          |
| PLL_RST <sub>MINPULSE</sub>   | Minimum reset pulse width                             | 5.00                                    | 5.00      | 5.00      | ns       |
| PLL_F <sub>PFDMAX</sub>   | Maximum frequency at the phase frequency detector     | 550.00                                  | 500.00    | 450.00    | MHz      |
| PLL_F <sub>PFDMIN</sub>   | Minimum frequency at the phase frequency detector     | 19.00                                   | 19.00     | 19.00     | MHz      |
| PLL_T <sub>FBDELAY</sub>  | Maximum delay in the feedback path                    | 3 ns Max or one CLKIN cycle             |           |           |          |
| <b>Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK</b> |   |   |           |           |          |
| T <sub>PLLCKC_DADDR</sub> /<br>T <sub>PLLCKC_DADDR</sub>                | Setup and hold of D address                           | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | ns, Min  |
| T <sub>PLLCKC_DI</sub> /<br>T <sub>PLLCKC_DI</sub>                      | Setup and hold of D input                             | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | ns, Min  |
| T <sub>PLLCKC_DEN</sub> /<br>T <sub>PLLCKC_DEN</sub>                    | Setup and hold of D enable                            | 1.76/0.00                               | 1.97/0.00 | 2.29/0.00 | ns, Min  |
| T <sub>PLLCKC_DWE</sub> /<br>T <sub>PLLCKC_DWE</sub>                    | Setup and hold of D write enable                      | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | ns, Min  |
| T <sub>PLLCKO_DRDY</sub>  | CLK to out of DRDY                                    | 0.65                                    | 0.72      | 0.99      | ns, Max  |
| F <sub>DCK</sub>  | DCLK frequency  | 200.00                                  | 200.00    | 200.00    | MHz, Max |

**Notes:**

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

**Table 74: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)**

| Symbol   | Description   | Device  | Speed Grade |      |      | Units |
|--|---|---------|-------------|------|------|-------|
|  |   |         | -3          | -2   | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>without</i> MMCM/PLL. |   |         |             |      |      |       |
| T <sub>ICKOFF</sub>  | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region) | XC7Z030 | 5.32        | 5.85 | 6.55 | ns    |
|  |   | XC7Z045 | 5.27        | 5.78 | 6.48 | ns    |
|  |   | XC7Z100 | N/A         | 5.91 | 6.62 | ns    |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 75: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)**

| Symbol   | Description  | Device  | Speed Grade |      |      | Units |
|--|--|---------|-------------|------|------|-------|
|  |  |         | -3          | -2   | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>without</i> MMCM/PLL. |  |         |             |      |      |       |
| T <sub>ICKOFFAR</sub>  | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region) | XC7Z030 | 5.32        | 5.85 | 6.55 | ns    |
|  |  | XC7Z045 | 5.88        | 6.46 | 7.23 | ns    |
|  |  | XC7Z100 | N/A         | 6.59 | 7.37 | ns    |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 76: Clock-Capable Clock Input to Output Delay With MMCM**

| Symbol  | Description  | Device  | Speed Grade |      |      | Units |
|---|--|---------|-------------|------|------|-------|
|   |  |         | -3          | -2   | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>with</i> MMCM. |  |         |             |      |      |       |
| T <sub>ICKOFFMMCMCC</sub>   | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7Z030 | 0.92        | 0.92 | 0.92 | ns    |
|   |  | XC7Z045 | 0.97        | 0.97 | 0.97 | ns    |
|   |  | XC7Z100 | N/A         | 0.96 | 0.96 | ns    |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

**Table 77: Clock-Capable Clock Input to Output Delay With PLL**

| Symbol   | Description   | Device  | Speed Grade |      |      | Units |
|--|---|---------|-------------|------|------|-------|
|  |   |         | -3          | -2   | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>with</i> PLL. |   |         |             |      |      |       |
| T <sub>ICKOFFPLLCC</sub>   | Clock-capable clock input and OUTFF <i>with</i> PLL | XC7Z030 | 0.81        | 0.81 | 0.81 | ns    |
|  |   | XC7Z045 | 0.86        | 0.86 | 0.86 | ns    |
|  |   | XC7Z100 | N/A         | 0.85 | 0.85 | ns    |

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

**Table 78: Pin-to-Pin, Clock-to-Out using BUFIO**

| Symbol               | Description                                | Speed Grade |      |      | Units |
|----------------------|--|-------------|------|------|-------|
|                      |  | -3          | -2   | -1   |       |
| T <sub>TICKOFC</sub> | Clock-to-out of I/O clock for HR I/O banks | 4.93        | 5.52 | 6.20 | ns    |
|                      | Clock-to-out of I/O clock for HP I/O banks | 4.85        | 5.44 | 6.11 | ns    |

## Device Pin-to-Pin Input Parameter Guidelines

**Table 79: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks**

| Symbol  | Description  | Device  | Speed Grade |            |            | Units |
|---|--|---------|-------------|------------|------------|-------|
|   |  |         | -3          | -2         | -1         |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup> |  |         |             |            |            |       |
| T <sub>PSFD</sub> /T <sub>PHFD</sub>  | Full delay (legacy delay or default delay) global clock input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O banks | XC7Z030 | 3.04/-0.34  | 3.16/-0.34 | 3.40/-0.34 | ns    |
|   |  | XC7Z045 | 3.50/-0.47  | 3.67/-0.47 | 3.97/-0.47 | ns    |
|   |  | XC7Z100 | N/A         | 3.81/-0.52 | 4.13/-0.52 | ns    |

**Notes:**

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input flip-flop or latch.

**Table 80: Clock-Capable Clock Input Setup and Hold With MMCM**

| Symbol  | Description   | Device  | Speed Grade |            |            | Units |
|---|---|---------|-------------|------------|------------|-------|
|   |   |         | -3          | -2         | -1         |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup> |   |         |             |            |            |       |
| T <sub>PSMMCMCC</sub> /<br>T <sub>PHMMCMCC</sub>  | No delay clock-capable clock input and IFF <sup>(2)</sup> with MMCM | XC7Z030 | 2.41/-0.23  | 2.68/-0.23 | 2.95/-0.23 | ns    |
|   |   | XC7Z045 | 2.73/-0.09  | 3.00/-0.09 | 3.32/-0.09 | ns    |
|   |   | XC7Z100 | N/A         | 3.00/-0.10 | 3.32/-0.10 | ns    |

**Notes:**

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input flip-flop or latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

**Table 81: Clock-Capable Clock Input Setup and Hold With PLL**

| Symbol   | Description  | Device  | Speed Grade |            |            | Units |
|--|--|---------|-------------|------------|------------|-------|
|  |  |         | -3          | -2         | -1         |       |
| Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)</sup> |  |         |             |            |            |       |
| T <sub>PSPLLCC</sub> /<br>T <sub>PHPLLCC</sub>   | No delay clock-capable clock input and IFF <sup>(2)</sup> with PLL | XC7Z030 | 2.71/-0.34  | 3.02/-0.34 | 3.29/-0.34 | ns    |
|  |  | XC7Z045 | 2.91/-0.20  | 3.24/-0.20 | 3.53/-0.20 | ns    |
|  |  | XC7Z100 | N/A         | 3.24/-0.21 | 3.53/-0.21 | ns    |

**Notes:**

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input flip-flop or latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

**Table 82: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO**

| Symbol                               | Description                              | Speed Grade |            |            | Units |
|--------------------------------------|--|-------------|------------|------------|-------|
|                                      |  | -3          | -2         | -1         |       |
| T <sub>PSCS</sub> /T <sub>PHCS</sub> | Setup/hold of I/O clock for HR I/O banks | -0.36/1.36  | -0.36/1.50 | -0.36/1.70 | ns    |
|                                      | Setup/hold of I/O clock for HP I/O banks | -0.34/1.39  | -0.34/1.53 | -0.34/1.73 | ns    |

**Table 83: Sample Window**

| Symbol                  | Description  | Speed Grade |      |      | Units |
|-------------------------|--|-------------|------|------|-------|
|                         |  | -3          | -2   | -1   |       |
| T <sub>SAMP</sub>       | Sampling error at receiver pins <sup>(1)</sup>             | 0.51        | 0.56 | 0.61 | ns    |
| T <sub>SAMP_BUFIO</sub> | Sampling error at receiver pins using BUFIO <sup>(2)</sup> | 0.30        | 0.35 | 0.40 | ns    |

**Notes:**

- This parameter indicates the total sampling error of the PL DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of the PL DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

## Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for PL clock transmitter and receiver data-valid windows.

**Table 84: Package Skew**

| Symbol               | Description                 | Device  | Package | Value | Units |
|----------------------|-----------------------------|---------|---------|-------|-------|
| T <sub>PKGSKEW</sub> | Package skew <sup>(1)</sup> | XC7Z030 | SBG485  |       | ps    |
|                      |                             |         | FBG484  | 113   | ps    |
|                      |                             |         | FBG676  | 113   | ps    |
|                      |                             |         | FFG676  | 136   | ps    |
|                      |                             | XC7Z045 | FBG676  | 159   | ps    |
|                      |                             |         | FFG676  | 158   | ps    |
|                      |                             |         | FFG900  | 191   | ps    |
|                      |                             | XC7Z100 | FFG900  | 161   | ps    |
|                      |                             |         | FFG1156 | 165   | ps    |

**Notes:**

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- Package delay information is available for these device/package combinations. This information can be used to deskew the package.

## GTX Transceiver Specifications

### GTX Transceiver DC Input and Output Levels

Table 85 summarizes the DC specifications of the GTX transceivers in Zynq-7000 devices. Consult the *7 Series FPGAs GTX/GTH Transceivers User Guide* (UG476) for further details.

Table 85: GTX Transceiver DC Specifications

| Symbol               | DC Parameter  | Conditions   | Min                          | Typ                      | Max                  | Units |
|----------------------|---|--|------------------------------|--------------------------|----------------------|-------|
| DV <sub>PPOUT</sub>  | Differential peak-to-peak output voltage <sup>(1)</sup>       | Transmitter output swing is set to maximum setting | –                            | –                        | 1000                 | mV    |
| V <sub>CMOUTDC</sub> | DC common mode output voltage.                                | Equation based                                     | $V_{MGTAVTT} - DV_{PPOUT}/4$ |                          |                      | mV    |
| R <sub>OUT</sub>     | Differential output resistance                                |  | –                            | 100                      | –                    | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew         |  | –                            | 2                        | 12                   | ps    |
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s                                      | 150                          | –                        | 1250                 | mV    |
|                      |   | 6.6 Gb/s to 10.3125 Gb/s                           | 150                          | –                        | 1250                 | mV    |
|                      |   | ≤ 6.6 Gb/s   | 150                          | –                        | 2000                 | mV    |
| V <sub>IN</sub>      | Absolute input voltage  | DC coupled V <sub>MGTAVTT</sub> = 1.2V             | –200                         | –                        | V <sub>MGTAVTT</sub> | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage                                     | DC coupled V <sub>MGTAVTT</sub> = 1.2V             | –                            | 2/3 V <sub>MGTAVTT</sub> | –                    | mV    |
| R <sub>IN</sub>      | Differential input resistance                                 |  | –                            | 100                      | –                    | Ω     |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>(2)</sup>     |  | –                            | 100                      | –                    | nF    |

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in the *7 Series FPGAs GTX/GTH Transceivers User Guide* (UG476) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 17: Single-Ended Peak-to-Peak Voltage




Figure 18: Differential Peak-to-Peak Voltage

Table 86 summarizes the DC specifications of the clock input of the GTX transceiver. Consult the *7 Series FPGAs GTX/GTH Transceivers User Guide* (UG476) for further details.

**Table 86: GTX Transceiver Clock DC Input Level Specification**

| Symbol             | DC Parameter                            | Min | Typ | Max  | Units |
|--------------------|---|-----|-----|------|-------|
| V <sub>IDIFF</sub> | Differential peak-to-peak input voltage | 250 | –   | 2000 | mV    |
| R <sub>IN</sub>    | Differential input resistance           | –   | 100 | –    | Ω     |
| C <sub>EXT</sub>   | Required external AC coupling capacitor | –   | 100 | –    | nF    |

## GTX Transceiver Switching Characteristics

Consult the *7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)* for further information.

**Table 87: GTX Transceiver Performance**

| Symbol                             | Description                            | Output Divider | Speed Grade    |          |                   |          |                   |          | Units |
|------------------------------------|--|----------------|----------------|----------|-------------------|----------|-------------------|----------|-------|
|                                    |  |                | -3             |          | -2                |          | -1 <sup>(1)</sup> |          |       |
|                                    |  |                | Package Type   |          |                   |          |                   |          |       |
|                                    |  |                | FF             | FB       | FF                | FB       | FF                | FB       |       |
| F <sub>GTXMAX</sub> <sup>(2)</sup> | Maximum GTX transceiver data rate      |                | 12.5           | 6.6      | 10.3125           | 6.6      | 8.0               | 6.6      | Gb/s  |
| F <sub>GTXMIN</sub> <sup>(2)</sup> | Minimum GTX transceiver data rate      |                | 0.500          | 0.500    | 0.500             | 0.500    | 0.500             | 0.500    | Gb/s  |
| F <sub>GTXCRANGE</sub>             | CPLL line rate range                   | 1              | 3.2–6.6        |          |                   |          |                   |          | Gb/s  |
|                                    |  | 2              | 1.6–3.3        |          |                   |          |                   |          | Gb/s  |
|                                    |  | 4              | 0.8–1.65       |          |                   |          |                   |          | Gb/s  |
|                                    |  | 8              | 0.5–0.825      |          |                   |          |                   |          | Gb/s  |
|                                    |  | 16             | N/A            |          |                   |          |                   |          | Gb/s  |
| F <sub>GTXQRANGE1</sub>            | QPLL line rate range 1                 | 1              | 5.93–8.0       | 5.93–6.6 | 5.93–8.0          | 5.93–6.6 | 5.93–8.0          | 5.93–6.6 | Gb/s  |
|                                    |  | 2              | 2.965–4.0      |          | 2.965–4.0         |          | 2.965–4.0         |          | Gb/s  |
|                                    |  | 4              | 1.4825–2.0     |          | 1.4825–2.0        |          | 1.4825–2.0        |          | Gb/s  |
|                                    |  | 8              | 0.74125–1.0    |          | 0.74125–1.0       |          | 0.74125–1.0       |          | Gb/s  |
|                                    |  | 16             | N/A            |          | N/A               |          | N/A               |          | Gb/s  |
| F <sub>GTXQRANGE2</sub>            | QPLL line rate range 2 <sup>(3)</sup>  | 1              | 9.8–12.5       | N/A      | 9.8–10.3125       | N/A      | N/A               |          | Gb/s  |
|                                    |  | 2              | 4.9–6.25       |          | 4.9–5.15625       |          | N/A               |          | Gb/s  |
|                                    |  | 4              | 2.45–3.125     |          | 2.45–2.578125     |          | N/A               |          | Gb/s  |
|                                    |  | 8              | 1.225–1.5625   |          | 1.225–1.2890625   |          | N/A               |          | Gb/s  |
|                                    |  | 16             | 0.6125–0.78125 |          | 0.6125–0.64453125 |          | N/A               |          | Gb/s  |
| F <sub>GCPLL</sub>                 | GTX transceiver CPLL frequency range   |                | 1.6–3.3        |          | 1.6–3.3           |          | 1.6–3.3           |          | GHz   |
| F <sub>GQPLL</sub>                 | GTX transceiver QPLL frequency range 1 |                | 5.93–8.0       |          | 5.93–8.0          |          | 5.93–8.0          |          | GHz   |
| F <sub>GQPLL</sub>                 | GTX transceiver QPLL frequency range 2 |                | 9.8–12.5       |          | 9.8–10.3125       |          | N/A               |          | GHz   |

**Notes:**

- The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s.
- Data rates between 8.0 Gb/s and 9.8 Gb/s are not available.
- For QPLL line rate range 2, the maximum line rate with the divider N set to 66 is 10.3125Gb/s.

**Table 88: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

| Symbol                 | Description                 | Speed Grade |        |        | Units |
|------------------------|-----------------------------|-------------|--------|--------|-------|
|                        |                             | -3          | -2     | -1     |       |
| F <sub>GTXDRPCLK</sub> | GTXDRPCLK maximum frequency | 175.01      | 175.01 | 156.25 | MHz   |

Table 89: GTX Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                     | Conditions             | All Speed Grades |     |     | Units |
|--------------------|---------------------------------|------------------------|------------------|-----|-----|-------|
|                    |                                 |                        | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range | -3 speed grade         | 60               | –   | 700 | MHz   |
|                    |                                 | All other speed grades | 60               | –   | 670 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time       | 20% – 80%              | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time       | 80% – 20%              | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle      | Transceiver PLL only   | 40               | 50  | 60  | %     |




Figure 19: Reference Clock Timing Parameters

Table 90: GTX Transceiver PLL/Lock Time Adaptation

| Symbol             | Description   | Conditions  | All Speed Grades |        |                      | Units |
|--------------------|---|---|------------------|--------|----------------------|-------|
|                    |   |   | Min              | Typ    | Max                  |       |
| T <sub>LOCK</sub>  | Initial PLL lock  |   | –                | –      | 1                    | ms    |
| T <sub>DLOCK</sub> | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | 37 x10 <sup>6</sup>  | UI    |
|                    | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. |   | –                | 50,000 | 2.3 x10 <sup>6</sup> | UI    |



**Table 91: GTX Transceiver User Clock Switching Characteristics<sup>(1)(2)</sup>**

| Symbol             | Description                 | Data Width Conditions |                    | Speed Grade <sup>(3)(4)</sup> |         |         | Units |
|--------------------|-----------------------------|-----------------------|--------------------|-------------------------------|---------|---------|-------|
|                    |                             | Internal Logic        | Interconnect Logic | -3                            | -2      | -1      |       |
| F <sub>TXOUT</sub> | TXOUTCLK maximum frequency  |                       |                    | 412.500                       | 412.500 | 312.500 | MHz   |
| F <sub>RXOUT</sub> | RXOUTCLK maximum frequency  |                       |                    | 412.500                       | 412.500 | 312.500 | MHz   |
| F <sub>TXIN</sub>  | TXUSRCLK maximum frequency  | 16-bit                | 16-bit and 32-bit  | 412.500                       | 412.500 | 312.500 | MHz   |
|                    |                             | 32-bit                | 32-bit             | 390.625                       | 322.266 | 250.000 | MHz   |
| F <sub>RXIN</sub>  | RXUSRCLK maximum frequency  | 16-bit                | 16-bit and 32-bit  | 412.500                       | 412.500 | 312.500 | MHz   |
|                    |                             | 32-bit                | 32-bit             | 390.625                       | 322.266 | 250.000 | MHz   |
| F <sub>TXIN2</sub> | TXUSRCLK2 maximum frequency | 16-bit                | 16-bit             | 412.500                       | 412.500 | 312.500 | MHz   |
|                    |                             | 16-bit and 32-bit     | 32-bit             | 390.625                       | 322.266 | 250.000 | MHz   |
|                    |                             | 64-bit                | 64-bit             | 195.313                       | 161.133 | 125.000 | MHz   |
| F <sub>RXIN2</sub> | RXUSRCLK2 maximum frequency | 16-bit                | 16-bit             | 412.500                       | 412.500 | 312.500 | MHz   |
|                    |                             | 16-bit and 32-bit     | 32-bit             | 390.625                       | 322.266 | 250.000 | MHz   |
|                    |                             | 64-bit                | 64-bit             | 195.313                       | 161.133 | 125.000 | MHz   |

**Notes:**

1. Clocking must be implemented as described in the *7 Series FPGAs GTX/GTH Transceivers User Guide* ([UG476](#)).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3 and -2, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s.

**Table 92: GTX Transceiver Transmitter Switching Characteristics**

| Symbol                       | Description                            | Condition    | Min   | Typ | Max                 | Units |
|------------------------------|--|--------------|-------|-----|---------------------|-------|
| F <sub>GTXTX</sub>           | Serial data rate range                 |              | 0.500 | –   | F <sub>GTXMAX</sub> | Gb/s  |
| T <sub>RTX</sub>             | TX rise time                           | 20%–80%      | –     | 40  | –                   | ps    |
| T <sub>FTX</sub>             | TX fall time                           | 80%–20%      | –     | 40  | –                   | ps    |
| T <sub>LLSKEW</sub>          | TX lane-to-lane skew <sup>(1)</sup>    |              | –     | –   | 500                 | ps    |
| V <sub>TXOVBVDDP</sub>       | Electrical idle amplitude              |              | –     | –   | 15                  | mV    |
| T <sub>TXOVBTRANSITION</sub> | Electrical idle transition time        |              | –     | –   | 140                 | ns    |
| T <sub>J12.5</sub>           | Total jitter <sup>(2)(4)</sup>         | 12.5 Gb/s    | –     | –   | 0.28                | UI    |
| D <sub>J12.5</sub>           | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J11.18</sub>          | Total jitter <sup>(2)(4)</sup>         | 11.18 Gb/s   | –     | –   | 0.28                | UI    |
| D <sub>J11.18</sub>          | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J10.3125</sub>        | Total jitter <sup>(2)(4)</sup>         | 10.3125 Gb/s | –     | –   | 0.28                | UI    |
| D <sub>J10.3125</sub>        | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J9.953</sub>          | Total jitter <sup>(2)(4)</sup>         | 9.953 Gb/s   | –     | –   | 0.28                | UI    |
| D <sub>J9.953</sub>          | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J9.8</sub>            | Total jitter <sup>(2)(4)</sup>         | 9.8 Gb/s     | –     | –   | 0.28                | UI    |
| D <sub>J9.8</sub>            | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J8.0</sub>            | Total jitter <sup>(2)(4)</sup>         | 8.0 Gb/s     | –     | –   | 0.33                | UI    |
| D <sub>J8.0</sub>            | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |
| T <sub>J6.6_QPLL</sub>       | Total jitter <sup>(2)(4)</sup>         | 6.6 Gb/s     | –     | –   | 0.28                | UI    |
| D <sub>J6.6_QPLL</sub>       | Deterministic jitter <sup>(2)(4)</sup> |              | –     | –   | 0.17                | UI    |

**Table 92: GTX Transceiver Transmitter Switching Characteristics (Cont'd)**

| Symbol                 | Description                            | Condition                | Min | Typ | Max  | Units |
|------------------------|--|--------------------------|-----|-----|------|-------|
| TJ <sub>6.6_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>6.6_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>5.0</sub>      | Total jitter <sup>(3)(4)</sup>         | 5.0 Gb/s                 | –   | –   | 0.33 | UI    |
| DJ <sub>5.0</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>4.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 4.25 Gb/s                | –   | –   | 0.33 | UI    |
| DJ <sub>4.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.14 | UI    |
| TJ <sub>3.75</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.75 Gb/s                | –   | –   | 0.34 | UI    |
| DJ <sub>3.75</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.16 | UI    |
| TJ <sub>3.2</sub>      | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –   | –   | 0.2  | UI    |
| DJ <sub>3.2</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.1  | UI    |
| TJ <sub>3.2L</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(6)</sup> | –   | –   | 0.35 | UI    |
| DJ <sub>3.2L</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.16 | UI    |
| TJ <sub>2.5</sub>      | Total jitter <sup>(3)(4)</sup>         | 2.5 Gb/s <sup>(7)</sup>  | –   | –   | 0.20 | UI    |
| DJ <sub>2.5</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.08 | UI    |
| TJ <sub>1.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 1.25 Gb/s <sup>(8)</sup> | –   | –   | 0.15 | UI    |
| DJ <sub>1.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.06 | UI    |
| TJ <sub>500</sub>      | Total jitter <sup>(3)(4)</sup>         | 500 Mb/s                 | –   | –   | 0.1  | UI    |
| DJ <sub>500</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.03 | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
- Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of  $1e^{-12}$ .
- CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

**Table 93: GTX Transceiver Receiver Switching Characteristics**

| Symbol   | Description  |                                     | Min   | Typ | Max                 | Units |
|--|--|-------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTXR</sub>  | Serial data rate   |                                     | 0.500 | –   | F <sub>GTXMAX</sub> | Gb/s  |
| T <sub>RXLECIDLE</sub>                                     | Time for RXLECIDLE to respond to loss or restoration of data |                                     | –     | 10  | –                   | ns    |
| RX <sub>OOBVDDPP</sub>                                     | OOB detect threshold peak-to-peak                            |                                     | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>  | Receiver spread-spectrum tracking <sup>(1)</sup>             | Modulated @ 33 KHz                  | –5000 | –   | 0                   | ppm   |
| RX <sub>RL</sub>   | Run length (CID)   |                                     | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                       | Data/REFCLK PPM offset tolerance                             | Bit rates ≤ 6.6 Gb/s                | –1250 | –   | 1250                | ppm   |
|  |  | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700  | –   | 700                 | ppm   |
|  |  | Bit rates > 8.0 Gb/s                | –200  | –   | 200                 | ppm   |
| <b>SJ Jitter Tolerance<sup>(2)</sup></b>                   |  |                                     |       |     |                     |       |
| JT_SJ <sub>12.5</sub>                                      | Sinusoidal jitter (QPLL) <sup>(3)</sup>                      | 12.5 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>11.18</sub>                                     | Sinusoidal jitter (QPLL) <sup>(3)</sup>                      | 11.18 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32</sub>                                     | Sinusoidal jitter (QPLL) <sup>(3)</sup>                      | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.95</sub>                                      | Sinusoidal jitter (QPLL) <sup>(3)</sup>                      | 9.95 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.8</sub>                                       | Sinusoidal jitter (QPLL) <sup>(3)</sup>                      | 9.8 Gb/s                            | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>8.0</sub>                                       | Sinusoidal jitter (QPLL) <sup>(3)</sup>                      | 8.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>6.6_QPLL</sub>                                  | Sinusoidal jitter (QPLL) <sup>(3)</sup>                      | 6.6 Gb/s                            | 0.48  | –   | –                   | UI    |
| JT_SJ <sub>6.6_CPLL</sub>                                  | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 6.6 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 5.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 4.25 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 3.75 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 3.2 Gb/s <sup>(4)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 3.2 Gb/s <sup>(5)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 2.5 Gb/s <sup>(6)</sup>             | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 1.25 Gb/s <sup>(7)</sup>            | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                      | 500 Mb/s                            | 0.4   | –   | –                   | UI    |
| <b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b> |  |                                     |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                                     | Total jitter with stressed eye <sup>(8)</sup>                | 3.2 Gb/s                            | 0.70  | –   | –                   | UI    |
|  |  | 6.6 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                                     | Sinusoidal jitter with stressed eye <sup>(8)</sup>           | 3.2 Gb/s                            | 0.1   | –   | –                   | UI    |
|  |  | 6.6 Gb/s                            | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 1e<sup>-12</sup>.
- The frequency of the injected sinusoidal jitter is 10 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter with RX and LPM or DFE mode.

## GTX Transceiver Protocol Jitter Characteristics

For Table 94 through Table 99, the *7 Series FPGAs GTX/GTH Transceivers User Guide (UG476)* contains recommended settings for optimal usage of protocol specific characteristics.

Table 94: Gigabit Ethernet Protocol Characteristics

| Description  | Line Rate (Mb/s) | Min   | Max  | Units |
|--|------------------|-------|------|-------|
| <b>Gigabit Ethernet Transmitter Jitter Generation</b>            |                  |       |      |       |
| Total transmitter jitter (T_TJ)                                  | 1250             | –     | 0.24 | UI    |
| <b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b> |                  |       |      |       |
| Total receiver jitter tolerance                                  | 1250             | 0.749 | –    | UI    |

Table 95: XAUI Protocol Characteristics

| Description  | Line Rate (Mb/s) | Min  | Max  | Units |
|--|------------------|------|------|-------|
| <b>XAUI Transmitter Jitter Generation</b>            |                  |      |      |       |
| Total transmitter jitter (T_TJ)                      | 3125             | –    | 0.35 | UI    |
| <b>XAUI Receiver High Frequency Jitter Tolerance</b> |                  |      |      |       |
| Total receiver jitter tolerance                      | 3125             | 0.65 | –    | UI    |

Table 96: PCI Express Protocol Characteristics<sup>(1)</sup>

| Standard  | Description                                   | Line Rate (Mb/s) | Min  | Max    | Units |    |
|---|---|------------------|------|--------|-------|----|
| <b>PCI Express Transmitter Jitter Generation</b>            |   |                  |      |        |       |    |
| PCI Express Gen 1   | Total transmitter jitter                      | 2500             | –    | 0.25   | UI    |    |
| PCI Express Gen 2   | Total transmitter jitter                      | 5000             | –    | 0.25   | UI    |    |
| PCI Express Gen 3 <sup>(2)</sup>                            | Total transmitter jitter uncorrelated         | 8000             | –    | 31.25  | ps    |    |
|   | Deterministic transmitter jitter uncorrelated |                  | –    | 12     | ps    |    |
| <b>PCI Express Receiver High Frequency Jitter Tolerance</b> |   |                  |      |        |       |    |
| PCI Express Gen 1   | Total receiver jitter tolerance               | 2500             | 0.65 | –      | UI    |    |
| PCI Express Gen 2 <sup>(3)</sup>                            | Receiver inherent timing error                | 5000             | 0.40 | –      | UI    |    |
|   | Receiver inherent deterministic timing error  |                  | 0.30 | –      | UI    |    |
| PCI Express Gen 3 <sup>(2)</sup>                            | Receiver sinusoidal jitter tolerance          | 0.03 MHz–1.0 MHz | 8000 | 1.00   | –     | UI |
|   |   | 1.0 MHz–10 MHz   |      | Note 4 | –     | UI |
|   |   | 10 MHz–100 MHz   |      | 0.10   | –     | UI |

### Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20 dB/decade.

**Table 97: CEI-6G and CEI-11G Protocol Characteristics**

| Description   | Line Rate (Mb/s) | Interface     | Min   | Max | Units |
|---|------------------|---------------|-------|-----|-------|
| <b>CEI-6G Transmitter Jitter Generation</b>             |                  |               |       |     |       |
| Total transmitter jitter <sup>(1)</sup>                 | 4976–6375        | CEI-6G-SR     | –     | 0.3 | UI    |
|   |                  | CEI-6G-LR     | –     | 0.3 | UI    |
| <b>CEI-6G Receiver High Frequency Jitter Tolerance</b>  |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>          | 4976–6375        | CEI-6G-SR     | 0.6   | –   | UI    |
|   |                  | CEI-6G-LR     | 0.95  | –   | UI    |
| <b>CEI-11G Transmitter Jitter Generation</b>            |                  |               |       |     |       |
| Total transmitter jitter <sup>(2)</sup>                 | 9950–11100       | CEI-11G-SR    | –     | 0.3 | UI    |
|   |                  | CEI-11G-LR/MR | –     | 0.3 | UI    |
| <b>CEI-11G Receiver High Frequency Jitter Tolerance</b> |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(2)</sup>          | 9950–11100       | CEI-11G-SR    | 0.65  | –   | UI    |
|   |                  | CEI-11G-MR    | 0.65  | –   | UI    |
|   |                  | CEI-11G-LR    | 0.825 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

**Table 98: SFP+ Protocol Characteristics**

| Description                                     | Line Rate (Mb/s)       | Min | Max  | Units |
|---|------------------------|-----|------|-------|
| <b>SFP+ Transmitter Jitter Generation</b>       |                        |     |      |       |
| Total transmitter jitter                        | 9830.40 <sup>(1)</sup> | –   | 0.28 | UI    |
|   | 9953.00                |     |      |       |
|   | 10312.50               |     |      |       |
|   | 10518.75               |     |      |       |
|   | 11100.00               |     |      |       |
| <b>SFP+ Receiver Frequency Jitter Tolerance</b> |                        |     |      |       |
| Total receiver jitter tolerance                 | 9830.40 <sup>(1)</sup> | 0.7 | –    | UI    |
|   | 9953.00                |     |      |       |
|   | 10312.50               |     |      |       |
|   | 10518.75               |     |      |       |
|   | 11100.00               |     |      |       |

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

**Table 99: CPRI Protocol Characteristics**

| Description                                     | Line Rate (Mb/s) | Min    | Max    | Units |
|---|------------------|--------|--------|-------|
| <b>CPRI Transmitter Jitter Generation</b>       |                  |        |        |       |
| Total transmitter jitter                        | 614.4            | –      | 0.35   | UI    |
|   | 1228.8           | –      | 0.35   | UI    |
|   | 2457.6           | –      | 0.35   | UI    |
|   | 3072.0           | –      | 0.35   | UI    |
|   | 4915.2           | –      | 0.3    | UI    |
|   | 6144.0           | –      | 0.3    | UI    |
|   | 9830.4           | –      | Note 1 | UI    |
| <b>CPRI Receiver Frequency Jitter Tolerance</b> |                  |        |        |       |
| Total receiver jitter tolerance                 | 614.4            | 0.65   | –      | UI    |
|   | 1228.8           | 0.65   | –      | UI    |
|   | 2457.6           | 0.65   | –      | UI    |
|   | 3072.0           | 0.65   | –      | UI    |
|   | 4915.2           | 0.95   | –      | UI    |
|   | 6144.0           | 0.95   | –      | UI    |
|   | 9830.4           | Note 1 | –      | UI    |

**Notes:**

1. Tested per SFP+ specification, see [Table 98](#).

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

**Table 100: Maximum Performance for PCI Express Designs**

| Symbol                | Description                    | Speed Grade |     |     | Units |
|-----------------------|--------------------------------|-------------|-----|-----|-------|
|                       |                                | -3          | -2  | -1  |       |
| F <sub>PIPECLK</sub>  | Pipe clock maximum frequency   | 250         | 250 | 250 | MHz   |
| F <sub>USERCLK</sub>  | User clock maximum frequency   | 500         | 500 | 250 | MHz   |
| F <sub>USERCLK2</sub> | User clock 2 maximum frequency | 250         | 250 | 250 | MHz   |
| F <sub>DRPCLK</sub>   | DRP clock maximum frequency    | 250         | 250 | 250 | MHz   |

## XADC Specifications

Table 101: XADC Specifications

| Parameter   | Symbol     | Comments/Conditions   | Min  | Typ | Max         | Units               |
|---|------------|---|------|-----|-------------|---------------------|
| $V_{CCADC} = 1.8V \pm 5\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 26\text{ MHz}$ , $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$ , Typical values at $T_j = +40^\circ\text{C}$ |            |   |      |     |             |                     |
| <b>ADC Accuracy<sup>(1)</sup></b>   |            |   |      |     |             |                     |
| Resolution  |            |   | 12   | –   | –           | Bits                |
| Integral Nonlinearity <sup>(2)</sup>  | INL        |   | –    | –   | $\pm 2$     | LSBs                |
| Differential Nonlinearity   | DNL        | No missing codes, guaranteed monotonic  | –    | –   | $\pm 1$     | LSBs                |
| Offset Error  |            | Unipolar operation  | –    | –   | $\pm 8$     | LSBs                |
|   |            | Bipolar operation   | –    | –   | $\pm 4$     | LSBs                |
| Gain Error  |            |   | –    | –   | $\pm 0.5$   | %                   |
| Offset Matching   |            |   | –    | –   | 4           | LSBs                |
| Gain Matching   |            |   | –    | –   | 0.3         | %                   |
| Sample Rate   |            |   | 0.1  | –   | 1           | MS/s                |
| Signal to Noise Ratio <sup>(2)</sup>  | SNR        | $F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$   | 60   | –   | –           | dB                  |
| RMS Code Noise  |            | External 1.25V reference  | –    | –   | 2           | LSBs                |
|   |            | On-chip reference   | –    | 3   | –           | LSBs                |
| Total Harmonic Distortion <sup>(2)</sup>  | THD        | $F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$   | 70   | –   | –           | dB                  |
| <b>ADC Accuracy at Extended Temperatures (-55°C to 125°C)</b>   |            |   |      |     |             |                     |
| Resolution  |            |   | 10   | –   | –           | Bits                |
| Integral Nonlinearity <sup>(2)</sup>  | INL        |   | –    | –   | $\pm 1$     | LSB<br>(at 10 bits) |
| Differential Nonlinearity   | DNL        | No missing codes, guaranteed monotonic  | –    | –   | $\pm 1$     |                     |
| <b>Analog Inputs<sup>(3)</sup></b>  |            |   |      |     |             |                     |
| ADC Input Ranges  |            | Unipolar operation  | 0    | –   | 1           | V                   |
|   |            | Bipolar operation   | -0.5 | –   | +0.5        | V                   |
|   |            | Unipolar common mode range (FS input)   | 0    | –   | +0.5        | V                   |
|   |            | Bipolar common mode range (FS input)  | +0.5 | –   | +0.6        | V                   |
| Maximum External Channel Input Ranges   |            | Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels | -0.1 | –   | $V_{CCADC}$ | V                   |
| Auxiliary Channel Full Resolution Bandwidth   | FRBW       |   | 250  | –   | –           | KHz                 |
| <b>On-Chip Sensors</b>  |            |   |      |     |             |                     |
| Temperature Sensor Error  |            | $T_j = -40^\circ\text{C}$ to $100^\circ\text{C}$ .  | –    | –   | $\pm 4$     | $^\circ\text{C}$    |
|   |            | $T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$   | –    | –   | $\pm 6$     | $^\circ\text{C}$    |
| Supply Sensor Error   |            | Measurement range of $V_{CCAUX} 1.8V \pm 5\%$<br>$T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$    | –    | –   | $\pm 1$     | %                   |
|   |            | Measurement range of $V_{CCAUX} 1.8V \pm 5\%$<br>$T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$    | –    | –   | $\pm 2$     | %                   |
| <b>Conversion Rate<sup>(4)</sup></b>  |            |   |      |     |             |                     |
| Conversion Time - Continuous  | $t_{CONV}$ | Number of ADCCLK cycles   | 26   | –   | 32          | Cycles              |
| Conversion Time - Event   | $t_{CONV}$ | Number of CLK cycles  | –    | –   | 21          | Cycles              |
| DRP Clock Frequency   | DCLK       | DRP clock frequency   | 8    | –   | 250         | MHz                 |
| ADC Clock Frequency   | ADCCLK     | Derived from DCLK   | 1    | –   | 26          | MHz                 |

**Table 101: XADC Specifications (Cont'd)**

| Parameter                           | Symbol     | Comments/Conditions  | Min    | Typ  | Max    | Units |
|-------------------------------------|------------|--|--------|------|--------|-------|
| DCLK Duty Cycle                     |            |  | 40     | –    | 60     | %     |
| <b>XADC Reference<sup>(5)</sup></b> |            |  |        |      |        |       |
| External Reference                  | $V_{REFP}$ | Externally supplied reference voltage  | 1.20   | 1.25 | 1.30   | V     |
| On-Chip Reference                   |            | Ground $V_{REFP}$ pin to AGND,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ | 1.2375 | 1.25 | 1.2625 | V     |

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for the bitstream option XADCEnhancedLinearity = ON.
- See the ADC chapter in the *7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480)* for a detailed description.
- See the Timing chapter in the *7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480)* for a detailed description.
- Any variation in the reference voltage from the nominal  $V_{REFP} = 1.25\text{V}$  and  $V_{REFN} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted. On-chip reference variation is  $\pm 1\%$ .

## Configuration Switching Characteristics

**Table 102: Configuration Switching Characteristics**

| Symbol  | Description   | Speed Grade |           |           | Units       |
|---|---|-------------|-----------|-----------|-------------|
|   |   | -3          | -2        | -1        |             |
| <b>Power-up Timing Characteristics</b>          |   |             |           |           |             |
| $T_{POR}^{(1)}$                                 | Power-on reset (50 ms ramp rate time)   | 10/50       | 10/50     | 10/50     | ms, Min/Max |
|   | Power-on reset (1 ms ramp rate time) with the power-on reset override function (POR_OVERRIDE) disabled. | 10/35       | 10/35     | 10/35     | ms, Min/Max |
|   | Power-on reset (1 ms ramp rate time) with the power-on reset override function (POR_OVERRIDE) enabled.  | 2/8         | 2/8       | 2/8       | ms, Min/Max |
| <b>Boundary-Scan Port Timing Specifications</b> |   |             |           |           |             |
| $T_{TAPTCK}/T_{TCKTAP}$                         | TMS and TDI setup/hold  | 3.00/2.00   | 3.00/2.00 | 3.00/2.00 | ns, Min     |
| $T_{TCKTDO}$                                    | TCK falling edge to TDO output  | 7.00        | 7.00      | 7.00      | ns, Max     |
| $F_{TCK}$                                       | TCK frequency   | 66.00       | 66.00     | 66.00     | MHz, Max    |
| <b>Internal Configuration Access Port</b>       |   |             |           |           |             |
| $F_{ICAPCK}$                                    | Internal configuration access port (ICAPE2)   | 100.00      | 100.00    | 100.00    | MHz, Max    |
| <b>USRCCLK Output</b>                           |   |             |           |           |             |
| $T_{IUSRCK}$                                    | STARTUPE2 USRCCLKO input to CCLK output   | 0.50/6.00   | 0.50/6.70 | 0.50/7.50 | ns, Min/Max |

**Notes:**

- Measurement is made when the PS is already powered and stable, before power cycling the PL.



## eFUSE Programming Conditions

Table 103 lists the programming conditions specifically for eFUSE. For more information, see the *7 Series FPGA Configuration User Guide (UG470)*.

Table 103: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol            | Description                           | Min | Typ | Max | Units |
|-------------------|---------------------------------------|-----|-----|-----|-------|
| I <sub>PLFS</sub> | PL V <sub>CCAUX</sub> supply current  | –   | –   | 115 | mA    |
| I <sub>PSFS</sub> | PS V <sub>CCPAUX</sub> supply current | –   | –   | 115 | mA    |
| t <sub>j</sub>    | Temperature range                     | 15  | –   | 125 | °C    |

### Notes:

1. The Zynq-7000 device must not be configured during eFUSE programming.

## Revision History

The following table shows the revision history for this document:

| Date       | Version | Description  |
|------------|---------|--|
| 08/23/2012 | 1.0     | Initial Xilinx release.  |
| 08/31/2012 | 1.1     | Updated T <sub>j</sub> and added Note 3 to Table 2. Updated R <sub>IN_TERM</sub> in Table 3. Updated standards in Table 9. Revised PS Performance Characteristics section introduction. Updated values in Table 18. Added Note 3 to Table 34. Added notes to Table 36. Revised F <sub>MSPICLK</sub> in Table 41.   |
| 03/14/2013 | 1.2     | Updated the AC Switching Characteristics based upon ISE tools 14.5 and Vivado tools 2013.1, both at v1.06 for the -3, -2, and -1 speed specifications throughout the document. Updated Table 16 and Table 17 for production release of the XC7Z045 in the -2 and -1 speed designations. Added the XC7Z100 device throughout document. Updated description in Introduction. Added Note 2 to Table 2. Updated V <sub>PIN</sub> in Table 1 and Table 2. Clarified PS specifications for C <sub>PIN(2)</sub> and removed Note 3 on I <sub>RPD</sub> in Table 3. Updated Table 6. Updated Table 9, including removal of LVTTTL, notes 2 and 3, and adding SSTL135. Added Table 10. Many enhancements and additions to the figures and tables in the PS Switching Characteristics section including adding notes with test conditions where applicable. Replaced or updated Table 18 through Table 20. Removed AXI Interconnects section. Updated Note 1 in Table 69. Updated Note 1 and Note 2 in Table 84. In Table 87, increased -1 speed grade (FF package) F <sub>GTXMAX</sub> value from 6.6 Gb/s to 8.0 Gb/s. Updated the rows on offset error and gain error and matching in Table 101. Added Internal Configuration Access Port section to Table 102. |
| 03/27/2013 | 1.3     | In Table 7, changed I <sub>CCINTMIN</sub> value for the XC7Z030. Updated Table 16 and Table 17 for production release of the XC7Z030 in the -2 and -1 speed designations. In Table 51, updated the table title, LPDDR2 values, and removed Note 3. In Table 52, updated the table title and removed Note 4.  |
| 04/24/2013 | 1.4     | Updated Table 16 and Table 17 for production release of the XC7Z030 and XC7Z045 in the -3 speed designations. Removed the PS Power-on Reset section. Updated the PS—PL Power Sequencing section. Clarified the load conditions in Table 34 by adding new data. In Table 1, revised V <sub>IN</sub> (I/O input voltage) to match values in Table 4 and Table 5, and combined Note 4 with old Note 5 and then added new Note 6. Revised V <sub>IN</sub> description and added Note 9, and updated Note 3 in Table 2. Updated first 3 rows in Table 4 and Table 5. Revised PCI33_3 voltage minimum in Table 11 to match values in Table 1, Table 4, and Table 5. Added Note 1 to Table 14 and Table 15. Added Note 2 to Table 19. Throughout the data sheet (Table 63, Table 64, and Table 79) removed the obvious note “A Zero “0” Hold Time listing indicates no hold time or a negative hold time.” Updated and clarified USRCLK data in Table 91.   |

| Date       | Version | Description   |
|------------|---------|---|
| 06/26/2013 | 1.5     | <p>Updated the <a href="#">AC Switching Characteristics</a> based upon ISE tools 14.6 and Vivado tools 2013.2, both at v1.07 for the -3, -2, and -1 speed specifications throughout the document. Updated <a href="#">Table 16</a> and <a href="#">Table 17</a> for production release of the XC7Z100 in the -1 and -2 speed designations.</p> <p>In <a href="#">Table 1</a>, updated <math>I_{DCIN}</math> section for cases when floating, at <math>V_{MGTAVTT}</math>, or GND and <math>I_{DCOUT}</math> for cases when floating and at <math>V_{MGTAVTT}</math>. Added <a href="#">Note 6</a> to <a href="#">Table 2</a>. Added XC7Z100 values to <a href="#">Table 6</a> and <a href="#">Table 7</a>. Increased the frequency of -2 speed grade for CPU clock performance (6:2:1) in <a href="#">Table 18</a>. Updated the <math>F_{DDR3L\_MAX}</math> value in <a href="#">Table 19</a>. Moved <a href="#">Table 20</a> and added <math>F_{AXI\_MAX}</math>. Removed Note 1 from <a href="#">Table 21</a>. Updated the minimum <math>T_{DQVALID}</math> values in <a href="#">Table 25</a> and <a href="#">Table 26</a>. Added <a href="#">Table 27</a>. In <a href="#">Table 38</a>, corrected the <math>F_{SDSCLK}</math> maximum value and <math>F_{SDIDCLK}</math> units typographical errors. Updated the description of <math>F_{GTXRX}</math> in <a href="#">Table 93</a>.</p> |
| 09/12/2013 | 1.6     | <p>Added the SBG485 package to <a href="#">Table 84</a>. Added <a href="#">USRCCLK Output</a> section and clarified values for <math>T_{POR}</math> in <a href="#">Table 102</a>. Added <math>I_{PSFS}</math> to <a href="#">Table 103</a>. Updated <a href="#">Notice of Disclaimer</a>.</p>   |

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos); IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos).

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.