

System: tx_phy_qsps Path: xcvr_native_a10_0.tx_coreckin

Use	Connections	Name	Description	Export	Clock	Base	End
<input checked="" type="checkbox"/>		<input type="checkbox"/> clk_0 clk_in clk_in_reset clk clk_reset	Clock Source Clock Input Reset Input Clock Output Reset Output	clk reset <i>Double-click to export</i> <i>Double-click to export</i>	<i>exported</i> clk_0		
<input checked="" type="checkbox"/>		<input type="checkbox"/> iopll_0 reset refclk locked outclk0	Altera IOPLL Reset Input Clock Input Conduit Clock Output	iopll_0_reset <i>Double-click to export</i> iopll_0_locked <i>Double-click to export</i>	clk_0 iopll_0_outclk0		
<input checked="" type="checkbox"/>		<input type="checkbox"/> clock_bridge_0 in_dk out_dk	Clock Bridge Clock Input Clock Output	<i>Double-click to export</i> clock_bridge_0_out_clk	iopll_0_out... clock_bridge...		
<input checked="" type="checkbox"/>		<input type="checkbox"/> xcvr_atx_pll_a10_0 pll_powerdown pll_refclk0 tx_serial_clk pll_locked pll_cal_busy	Arria 10 Transceiver ATX PLL Conduit Clock Input HSSI Serial Clock Output Conduit Conduit	xcvr_atx_pll_a10_0_pll... <i>Double-click to export</i> <i>Double-click to export</i> xcvr_atx_pll_a10_0_pll... xcvr_atx_pll_a10_0_pll...	iopll_0_out...		
<input checked="" type="checkbox"/>		<input type="checkbox"/> xcvr_native_a10_0 tx_analogreset tx_digitalreset tx_cal_busy tx_serial_clk0 tx_serial_data tx_coreckin tx_clkout tx_pma_clkout tx_parallel_data unused_tx_parallel_d...	Arria 10 Transceiver Native PHY Conduit Conduit Conduit HSSI Serial Clock Input Conduit Clock Input Clock Output Clock Output Conduit Conduit	xcvr_native_a10_0_tx_... xcvr_native_a10_0_tx_... xcvr_native_a10_0_tx_... <i>Double-click to export</i> xcvr_native_a10_0_tx_... <i>Double-click to export</i> xcvr_native_a10_0_tx_... xcvr_native_a10_0_unu...	iopll_0_out... xcvr_native... xcvr_native...		