

Simulation Waveform Editor - C:/Users/abughazaleh/Documents/Quartus Projects/testA/circuit1 - circuit1 - [Wavefor...

File Edit View Simulation Help Search Intel FPGA

Master Time Bar: 0 ps Pointer: 79.1 ns Interval: 79.1 ns Start: End:

Name	Value at 0 ps
A	B 0
B	B 0
F	B X

Simulation Flow Progress

Converting output vcd file to vwf...

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/abughazaleh/Documents/Quartus Projects/testA/Waveform.vwf...

Reading C:/Users/abughazaleh/Documents/Quartus Projects/testA/simulation/qsim/circuit1.msimsim.vcd...

Processing channel transitions...

Warning: F - signal not found in VCD.

Writing the resulting VWF to C:/Users/abughazaleh/Documents/Quartus Projects/testA/simulation/qsim/circuit1_20211210115527.sim.vwf

Finished VCD to VWF conversion.

Completed successfully.

Tasks

Compilation

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

```

graph LR
    A((A)) --- AND2[AND2]
    B((B)) --- AND2
    AND2 --- F((F))
  
```

Simulation Waveform Editor - C:/Users/abughazaleh/...

File Edit View Simulation Help Search Intel FPGA

Master Time Bar: 0 ps Pointer: 0 ps Interval: 40.0 ns Start: End:

Name	Value at 0 ps
A	B 0
B	B 0
F	B X

Simulation Waveform Editor - C:/Users/abughazaleh/Documents/Quartus Projects/testA/circuit1 - circuit1 - [circuit1_...

File Edit View Simulation Help Search Intel FPGA

Master Time Bar: 0 ps Pointer: 1.4 ns Interval: 1.4 ns Start: End:

Name	Value at 0 ps
A	B 0
B	B 0
F	B X