



SoC Software Lab Instructions

Version 16.0 10/24/2016 Tutorial

Table of Contents

OVERVIEW 2

MODULE 1: Getting Started 4

- 1.1 Acquiring the Arrow SoCKit 4
- 1.2 Download the Altera Design Software..... 5
- 1.3 Install the Altera Design Software 8
- 1.4 Extract the SoCKit Lab Files (Ignore if this has been done in the HW lab) 16
- 1.5 Download PuTTY 16
- 1.6 Get the Cyclone V SoCKit ready for the Labs (Complete this at the Workshop)..... 17
- 1.7 Configure the Serial Terminal for the Labs (Complete this at the Workshop)..... 19
- 1.8 Preparing the SD Card..... 20

MODULE 2: Examine the System Design 21

- 2.1 System Architecture 21
- 2.2 Examine the Cyclone V SoCKit..... 22

MODULE 3: Generate, Build and Run the Preloader 23

- 3.1 Generate the Preloader 24
- 3.2 Build the Preloader..... 28
- 3.3 Download a hardware image to the FPGA 30
- 3.4 Launch DS-5 Embedded Development Suite & Import the Preloader project..... 32
- 3.5 Create a Debug Configuration for the Preloader Project..... 35
- 3.6 Step Through and Run the Preloader Project 40

MODULE 4: Validating the FPGA Peripherals from the Hard Processor System (HPS)..... 45

- 4.1 Validate the FPGA Peripherals from DS-5 46
- 4.2 Validate the FPGA Peripherals from a simple Linux Application 50
- 4.3 Validate the FPGA Peripherals using Linux Device Drivers (Modules) 55
- 4.4 Examine the Device Tree Blob (DTB)..... 58

MODULE 5: Additional DS-5 training 63

MODULE 6: Taking the Next Step 64

OVERVIEW

The **Altera SoC** combines a **Hard Processing System (HPS)** and an **FPGA** on a **single device**. The HPS has dual core **ARM Cortex-A9 MPUs** and a host of peripherals such as DDR3 controllers, Ethernet MACs, SPI controllers and many more. The FPGA portion of the device is tightly coupled through **high performance bridges** to the HPS. The designer can add peripherals they create or third party IP to the FPGA and map it into the HPS. **Thus you have a flexible and very powerful solution.**

This software lab aims to answer the following questions that a developer might have:

How do I build and debug software to boot my custom HPS configuration?

How do I map the FPGA peripherals into the HPS memory map?

How do I address the individual registers within these peripherals?

How does my host OS know which peripherals have been added and which device drivers to load?

The HPS is **configured** using **Qsys**, Altera's FPGA IP integration tool. Configuration includes **selecting DDR memory**, determining **clock frequencies** and selecting which **HPS peripherals** your design will use. As such, Qsys inherently has most of the information to satisfy the questions asked above. Quartus is also used to define the **HPS peripheral pin outs**.

These two Altera FPGA development tools will generate the **files** needed for the **transfer of design information** from the **hardware** to the **software** domain. A significant portion of the software modules will use these handoff files to build a preloader, examine the system register set (including FPGA registers), and lastly to follow the path of the **Device Tree** from the **.sopcinfo** file to the **Device Drivers in Linux**.

Module Summary:

The Software labs are based on the **Golden Hardware Reference Design (GHRD)** that is provided with the **SoCKit**. You will examine the **architecture** of the GHRD in **Module 2**.

In **Module 3** you will learn how to create, build, and run a custom **preloader** that will be used to boot a high level operating system.


In **Module 4** you will see how to incrementally **validate** the **peripherals** created in the FPGA. First you will use the extended HPS **register** set (including those from FPGA peripherals) to read and write to those FPGA peripherals from the **DS-5 debugger**. Then you will see how to access them from a **Linux application**, and finally how to address them from **Linux device drivers**.

Module 5 is a bonus lab that shows how to **cross trigger** during debug between the **CPU** and **FPGA** domains.

Hardware to software domain transfer:

The **diagram** below shows three main areas of **transfer** from the **hardware** to **software** domains.

1. The **handoff files** necessary to create a custom **preloader**
2. The **.svd** file that describes the FPGA **peripherals** and is used by the DS-5 **register** function
3. The **.sopcinfo** file that describes all of the HPS **devices** selected in Qsys and those custom peripherals added in the FPGA. These are used to build a **device tree**. The device tree is used by the Linux kernel to determine which device drivers to load at boot time.



MODULE 1: Getting Started

Your first objective is to ensure that you have all of the items needed and to install the tools so that you are ready to create and run your design.

List of Required Items:

- Arrow Electronics **SoCKit** evaluation board
- Quartus Prime v16.0 Stand-alone **Programmer**
- Altera **SoC EDS** v16.0
- **PuTTY** terminal emulator
- Computer with Windows 7, 4 GB RAM, minimum of I3 core and over 10 GB free hard disk space for the Quartus Prime install
- **Lab Design Files**

1.1 Acquiring the Arrow SoCKit

To order a SoCKit please click on the link below

[Order a SoCKit from Arrow Electronics](#)



1.2 Download the Altera Design Software

You will need to install the following design software packages:

- SoC Embedded Design Suite (EDS) v16.0

The **Programming Software** can be **downloaded** from the Altera web site.

- Go to the **Altera Download web page** at <https://www.altera.com/downloads/download-center.html>.
- On the left margin, select the **Embedded Software**, then select **SoCEDs**.

The screenshot shows the Altera Download Center page for Quartus Prime Design Software. The page has a blue header with the text "Download Center" and "Get the complete suite of Altera design tools". The Quartus Prime logo is prominently displayed. Below the header, there are navigation links for "myAltera Account Help" and "Terms and Conditions".

On the left side, there is a vertical navigation menu with the following items: Design Software, Embedded Software (highlighted), SoC RTOS and HWLIBs Support, SoC EDS, Archives, Licensing, Programming Software, Drivers, Board System Design, Board Layout and Test, and Legacy Software.

The main content area is titled "Three Quartus Prime editions to meet your system design requirements". Below this title is a question: "Which Edition of the Quartus software supports my device?".

There are three software editions listed:


- Quartus Prime software Pro edition***: Paid license required. Includes MegaCore IP Library. Free 30 day trial. A note states: "The Quartus Prime software Pro edition version 16.0 supports the following device families: Arria 10." A "Download" button is present.
- Quartus Prime software Standard edition***: Paid license required. Includes MegaCore IP Library. Free 30 day trial. A note states: "The Quartus Prime software Standard edition version 16.0 supports the following device families: Arria II, Arria 10, Arria V, Arria V GZ, Cyclone IV, Cyclone V, MAX II, MAX V, MAX 10 FPGA, Stratix IV, and Stratix V." Another note states: "Starting with version 16.0, Quartus II Subscription Edition is now Quartus Prime Standard Edition." A "Download" button is present.
- Quartus Prime software Lite edition***: FREE, no license file required. Includes MegaCore IP Library. IP Base Suite license available for purchase. A note states: "The Quartus Prime software Lite edition version 16.0 supports the following device families: Arria II, Cyclone IV, Cyclone V, MAX II, MAX V, and MAX 10 FPGA." Another note states: "Starting with version 16.0, Quartus II Web Edition is now Quartus Prime Lite Edition." A "Download" button is present.

On the right side, there is a "Related Links" section with the following links: What's New, Compare Quartus Prime Editions, Compare ModelSim-Altera and ModelSim-Altera Starter Edition, University Software, Installation and Licensing Manual, Software Installation FAQ, and PowerPlay Early Power Estimators (EPE) and Power Analyzer.


- Select release **16.0**, **Windows** Operating System, and **Akamai DLM3 Download Manager** as shown below, then press the **Download** button.

The screenshot shows the Quartus Prime Design Software website. The main heading is "SoC Embedded Design Suite". Below this, it states "Release date: May, 2016" and "Latest Release: v16.0". There is a dropdown menu for "Select release:" with "16.0" selected. Below that, there are radio buttons for "Operating System" with "Windows" selected. Under "Download Method", the "Akamai DLM3 Download Manager" option is selected. A "Download" button is visible at the bottom of the page. The page also includes a sidebar with navigation links: Design Software, Embedded Software, Archives, Licensing, Programming Software, Drivers, Board System Design, Board Layout and Test, and Legacy Software. The "SoC EDS Embedded Design Suite" logo is also present.


- Login to your **myAltera** account. Use your **existing login**, or create your **myAltera** account if you do not have one.




- Select a location.



- The download of the selected files will begin once you have chosen a folder to save them in.



- If you are using Internet Explorer it may block the download. Click the options bar to allow the download.



1.3 Install the Altera Design Software

- Obtain a **30-day evaluation license for SoC EDS Subscription Edition** by **clicking the activation code link** below.

<http://ds.arm.com/altera/altera-eval-edition/>

- You will be provided with an **activation** code. Use this code when prompted by the **ARM licensing manager**.

2. License with Activation Code


Start ARM Development Studio 5 and open the license manager. If this is your first time using Development Studio, then a popup dialog will automatically ask you if you wish to open the license manager, otherwise it can be opened from the "Help" menu.

Choose "Add License...", and enter your Activation Code displayed on this page to obtain a license.


Work through the wizard to select the Host ID to lock your license to, and enter or create your ARM account details.

Once complete, the license manager can be closed as the product is ready to use.


- Start the SoC EDS Installation by double-clicking the **SoCEDSSetup-16.0.0.211-windows.exe** file that was downloaded. Click **Next** to continue.




- Accept the license agreement and click **Next**.




- If Quartus Prime Lite was previously installed in for the SoCKit Hardware Lab, then set the installation directory to the Quartus Prime Lite installation directory (\altera_lite\16.0) instead of the default use all the default location of \altera\16.0.



- Install the default selections as shown below and click **Next** to continue, then **Next** on the summary screen.





- When the SoC EDS installation completes, click **Finish** to install the USB Blaster II and FTDI drivers and DS-5.




- Accept all the defaults for the driver installation.

- Accept all the defaults for the DS-5 installation, including all drivers. **If you are notified of a System Pending Reboot, please ignore this and continue.**




Install the 30 day DS-5 Altera Edition license

- Launch DS-5. **Start --> All Programs --> ARM DS-5 v5.23.1 --> Eclipse for DS-5 v5.23.1**
- A **Workspace Launcher** window will ask you to select a workspace.
- Press **OK** to select the **default**.
- You will see a **No Licenses Found** window. Select **Open License Manager**.




- Press the **Add License Button** in the **ARM License Manager** window.




Please be aware that **the license will expire 30 days** after you perform the next step.


- Select the first option as shown below and click **Next**.





- Enter the **activation code** that you received **earlier**. Press the **Next** button.



- Use the **pull down** menu to select a **host ID**. Press the **Next** button.




- Enter your ARM account **email address** and **password**.
- If you do not have an account then click on the link to create one.
- Press the **Finish** button.




- You can now close DS-5.

1.4 Extract the SoCKit Lab Files (Ignore if this has been done in the HW lab)

- Create a folder `c:\altera_trn` on your PC.
- Click on the following link to download [SoCKIT Materials 16.0.zip](#)
- Save it to `c:\altera_trn` on your PC.
- Extract the `SoCKIT_Materials_16.0.zip` file to this folder.



- The `c:\altera_trn` directory should look like this:




1.5 Download PuTTY

- Download **PuTTY** by clicking on this link: [Download PuTTY here](#)
- **No installation** is required. Move the .exe file to a convenient location that will be easily accessible during the lab.

1.6 Get the Cyclone V SoCKit ready for the Labs (Complete this at the Workshop)

Please connect cables to the connectors shown in the diagram below. All cables are provided in your SoCKit.


- Connect the micro USB cable to the USB host connector on your laptop and to the USB Blaster II connector on the SoCKit.
- Connect the second micro USB cable to the second USB host connector on your laptop and to the UART connector on the SoCKit.
- Connect the Ethernet cable to the Ethernet connector on your laptop and to the Ethernet connector on the SoCKit.
- Connect the Power Supply to the Power connector on the SoCKit.



There are a few jumpers that require configuring before proceeding with the labs.


- **BOOTSEL[2..0]** jumpers. These should be configured as "100" to select boot from SD card 3.3V
- **CLKSEL[1..0]** jumpers. These should be configured as "00" for the smallest HPS peripheral clock speed option.

Please ensure that the jumpers are **configured** as **indicated** below.




Modify the default MSEL bit settings. The board needs to be set to configure in the FPPx32, fast, compressed mode. This will allow u-boot to configure the FPGA.

- **SW6** is located on the **bottom** side of the SoCKit.
- Please change MSEL[0:4] to 01010.



Verify that the **JTAG chain is correctly configured**. The **JTAG chain switch** is located in to the right of the **green audio connector**.


- **HSMC_EN** should be **disabled** (left position) and the **HPS_EN** should be **enabled** (right position).




1.7 Configure the Serial Terminal for the Labs (Complete this at the Workshop)

Caution! Do not continue until you have done the following:

- Eject the SD card **before you power the board on**.
- Turn your SoCKit on.
- Verify the USB to UART COM Port. Open Windows Device Manager and look for the **USB Serial Port** under **Ports**. It may take a minute or longer for Windows to identify the hardware.



- Open PuTTY and configure it for **Serial**, **115200** baud, and **COMxx** as shown in your Device Manager. Press **Open**.



You may now proceed.

1.8 Preparing the SD Card

If you have purchased the SoCKit online, then your kit will most likely not contain an imaged SD card. The SD card is used to boot the Linux system and is used in a number of the Modules.

Please follow the links below to the rocketboards.org web page that will provide step by step instructions on how to do so.

[Creating an SD Card using a Windows Host](#)

[Creating an SD Card using a Linux Host](#)

CONGRATULATIONS!!

You have just completed all the setup and installation requirements and are now ready to examine the system-level design.

MODULE 2: Examine the System Design


Module Objective

In this module you will review the architecture of the design that was created in Qsys. You will also examine the layout of the SoCKit.

2.1 System Architecture


There are many components on the SoCKit that can be used, including the LCD, flash, Audio DACs, and IR.

The system was created in QSys using a standard library of re-useable IP blocks. The orange section of this diagram is the HPS section, while the green section is the FPGA section. The HPS section was configured in the HPS component in Qsys. There are three bridges between the HPS and FPGA sections. You will focus on peripherals connected to the LWHPS2FPGA bridge and for this lab specifically, the LED PIO. They are mapped through the bridge into the HPS addressable map.



2.2 Examine the Cyclone V SoCKit

Examine the components on the Cyclone V SoCKit.



Note: The micro SD connector and the configuration DIP switch are located on the reverse side of the board under the HPS Buttons.

CONGRATULATIONS!!

You have just completed the examination of the system-level design.

MODULE 3: Generate, Build and Run the Preloader

In this section we will examine the path from the handoff files through the creation of the preloader as shown in the graphic on the right.

The preloader, also known as the spl or u-boot-spl (second program loader) is essential to being able to boot an operating system on an Applications class processor, such as a Cortex A-9.

The steps for booting an Application Class Processor include the following:



1. The Boot ROM is run from power-on-reset or warm reset. Its only function is to read the BOOTSEL and CLKSEL settings and read the preloader from an appropriate source such as SD, QSPI, or NAND flash.
2. The preloader is copied from the source to On-Chip RAM (64K limit) and executed. Its main functions are to set the appropriate clocks for the processors and peripherals by manipulating the PLLs and setting up pin muxing required to route selected peripheral controllers to I/O pins. It also sets the DDR memory controller parameters and calibrates the memory. When this is complete it will load the boot loader (in our case U-Boot) from the external boot source to DDR and start its execution.
3. U-Boot will load the kernel and the Device Tree Blob into memory from the boot source. It will launch the kernel and pass the DTB contents to it.

The Altera SoC is unique among applications class processing solutions because the user can customize and add to the peripheral set attached to it by modifying the FPGA. All SoC customization is implemented by the user in the Qsys tool. This customization is passed to the software domain in the form of isw handoff files. These files are used by the BSP Editor to generate the preloader source files.

The first barrier to success that you will experience when you initially power up your own custom SoC based board will be to get the preloader to run. Being able to use the DS-5 Development suite and step through code will give you insight into what is functioning on your board and what might be causing a problem. It could be very helpful in uncovering any board level hardware issues.

In this module you will do the following:


1. Generate the preloader using the BSP Editor
2. Build the preloader
3. Step thru the preloader using the ARM DS-5 development suite




3.1 Generate the Preloader

Use the **ISW handoff** files and the **BSP Editor** to generate the **customized source code** for the preloader.


- Open the Embedded Command Shell by navigating to the embedded install directory for the SoC EDS and launch the **Embedded_Command_Shell.bat**.
- Double click the file to launch the shell.





- At the Command prompt, launch the BSP Editor by typing **bsp-editor**, and then press enter.




- Select **File --> New HPS BSP...** to create a new BSP.




- Identify the location of the Preloader Settings Directory. This directory contains the **xml files** that Quartus / Qsys has generated. They describe the customized peripheral and DDR settings for the SoC.
- Press the  button to navigate to the directory **C:\altera_trn\SoCKIT_Materials_16.0\SoCkit\SoCkit_SW_lab_16.0\hps_isw_handoff\soc_system_hps_0** and then press **Open**.



- Press **OK** to generate the preloader and create the BSP settings file and directory.





Note the default location of the created preloader project directory is `\software\spl_bsp`




- Press the **Generate** button to generate the preloader source and **makefile**.
- Press **Exit** once generation is complete.

Generate, Build and Run the Preloader




Take note of the **generated** sub-directory. The custom HPS information contained in the xml files have been converted into C header files that can be implemented when the preloader runs. A **(1)** next to a peripheral (in the **pinmux_config.h** file) indicates that its controller's output signals will be routed to the appropriate pins on the HPS portion of the SoC. The preloader will use this information when it runs the pinmux routine.



3.2 Build the Preloader

The preloader can be built from within the Embedded Command Shell.

- Change to the preloader project directory within the Embedded Command Shell:
`C:\altera_trn\SoCKit_Materials_16.0\SoCkit\SoCkit_SW_lab_16.0\software\spl_bsp`



- Type **make** at the prompt as shown below and press enter.

```

C:\ /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_lab_16.0/software/spl_bsp
-----
Altera Embedded Command Shell
Version 16.0 [Build 211]
-----
Erika@Workstation ~
$ hsp-editor
Erika@Workstation ~
$ cd "C:\altera_trn\SoCKit_Materials_16.0\Socket_SW_lab_16.0\software\spl_bsp"
Erika@Workstation /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_lab_16.0/software/spl_bsp
$ make
    
```

A **tar** file which contains a template of **standard source** files for the preloader is being copied from the SoC EDS install directory. The **custom source** files are in the generated sub-directory.

The preloader will take a few minutes to build. An examination of the preloader project directory after completion shows the project contents. The preloader ELF file resides in the `\software\spl_bsp\uboot-socfpga\spl` directory.

```

aligned-access -include /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_
lab_16.0/software/spl_bsp/uboot-socfpga/include/u-boot/u-boot_lds.h -include /cy
drive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_lab_16.0/software/spl_bsp/ub
oot-socfpga/include/config.h -DGRUB1B-arch/arm/cpu/arm7 -I/cygdrive/c/altera_t
rn/SoCKit_Materials_16.0/Socket_SW_lab_16.0/software/spl_bsp/uboot-socfpga/pl-
ans1 -D_BSEMBL -P < /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket
SW_lab_16.0/software/spl_bsp/uboot-socfpga/arch/arm/cpu/arm7/socfpga-u-boot-sp
_lds > /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_lab_16.0/software
s/pl_bsp/uboot-socfpga/spl_bsp-uboot-spl.lds
ld /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_lab_16.0/software/spl
_bsp/uboot-socfpga/spl_bsp-uboot-spl.lds -r /cygdrive/c/altera_trn/SoCKit_M
aterials_16.0/Socket_SW_lab_16.0/software/spl_bsp/uboot-socfpga/spl_bsp-uboot-spl.l
ds -gc-sections -Bitatic -Text 0xFFFF0000 arch/arm/cpu/arm7/start.o -start-eg
vcp arch/arm/cpu/arm7/libarm7.o arch/arm/cpu/arm7/libsocfpga.o arch
arm/lib/libarm.o board/altera/socfpga/libsocfpga.o board/altera/socfpga/adnan/ll
ibsocfpga.o common/libcommon.o common/spl/libspl.o drivers/dma/libdma.o dri
vers/mmc/libmmc.o drivers/serial/libserial.o drivers/watchdog/libwatchdog.o lib
libnuma.o -mcpu=arm7 -mcpu=arm7 -mcpu=arm7 -mcpu=arm7 -mcpu=arm7 -mcpu=arm7 -m
lab_16.0/software/spl_bsp/uboot-socfpga/arch/arm/lib/armabi.compat.o -l ci/alt
erapl/2.0 -l gcc -map u-boot-spl.map -o u-boot-spl
arm-altera-gabi-objcopy --set-flags 0x00000000 -O binary /cygdrive/c/altera_trn/SoCKit
aterials_16.0/Socket_SW_lab_16.0/software/spl_bsp/uboot-socfpga/spl_bsp-uboot-spl
/cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_lab_16.0/software/spl_bsp
uboot-socfpga/spl_bsp-uboot-spl.bin
make[2]: Leaving directory /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket
SW_lab_16.0/software/spl_bsp/uboot-socfpga
make[1]: Leaving directory /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket
SW_lab_16.0/software/spl_bsp/uboot-socfpga
mkimage -header-version 0 -o preloader-npkimage.bin uboot-socfpga/spl_bsp-uboot-
s-pl_bsp-uboot-socfpga/spl_bsp-uboot-spl.bin uboot-socfpga/spl_bsp-uboot-
socfpga/spl_bsp-uboot-spl.bin
Erika@Workstation /cygdrive/c/altera_trn/SoCKit_Materials_16.0/Socket_SW_lab_16.0
/software/spl_bsp
    
```





Name	Date modified	Type	Size
arch	6/13/2014 2:29 AM	File folder	
board	6/13/2014 2:29 AM	File folder	
common	7/19/2014 9:48 AM	File folder	
disk	6/13/2014 3:24 AM	File folder	
drivers	6/13/2014 2:29 AM	File folder	
fs	6/13/2014 2:29 AM	File folder	
lib	7/19/2014 9:49 AM	File folder	
spl	6/13/2014 2:29 AM	File folder	
.depend	7/19/2014 9:45 AM	DEPEND File	0 KB
.gitignore	6/13/2014 2:16 AM	GITIGNORE File	1 KB
Makefile	6/13/2014 2:16 AM	File	6 KB
u-boot-list	7/19/2014 9:49 AM	LST File	0 KB
u-boot-spl	7/19/2014 9:49 AM	File	440 KB
u-boot-splbin	7/19/2014 9:49 AM	BIN File	36 KB
u-boot-spllds	7/19/2014 9:49 AM	LDS File	1 KB
u-boot-splmap	7/19/2014 9:49 AM	MAP File	84 KB


3.3 Download a hardware image to the FPGA

Before you continue please ensure the following:


- The SD card is still in the ejected position.
- The SoCKit is still powered on.
- Launch the Quartus Programmer from **Start --> All Programs --> Altera 16.0.0.211 Lite Edition --> Quartus Prime Programmer and Tools 16.0.0.211 --> Quartus Prime 16.0 Programmer**
- If the **CV SoCKit** is not visible next to the **Hardware Setup** button as shown below, then press **Hardware Setup** and select **CV SoCKit** so that it populates the **Currently selected hardware** line, then press **Close**.




- Press the **Auto Detect** button to detect the **JTAG** chain.




- Select the **5CSXFC6D6** for Rev D kits or **5CSXFC6D6ES** for earlier revisions.




- Two devices are discovered. The first is the HPS section of the SoC. The second is the FPGA portion of the SoC.



- Select the first line for the FPGA and press the **Change File** button.
- Navigate to the `\output files` sub-directory and select the `soc_system.sof` file and press the **Open** button.



- Check the **Program / Configure** box. Press the **Start** button. Wait until progress is at **100%**.




3.4 Launch DS-5 Embedded Development Suite & Import the Preloader project

Launch DS-5 from the Embedded Command Shell

Note: It is possible to launch DS-5 from the Windows Start button. **Do NOT** do this since the preloader project makefile requires that it be executed within a cygwin environment (the Embedded Command Shell).

- Type "eclipse" at the Embedded Command Shell prompt and press enter



```
ca. /cygdrive/c/altera_trn/SoCkit_Materials_16.0/SoCkit_SW_Lab_16.0/software/spl_bsp
Erika@Workstation /cygdrive/c/altera_trn/SoCkit_Materials_16.0/SoCkit_SW_Lab_16.0/software/spl_bsp
$ eclipse
```


- Wait for a few seconds while DS-5 starts up.

Initialize Eclipse workspace

When Eclipse first launches, it is a good idea to select a specific workspace. It is useful to have a separate Eclipse workspace associated with each set of **hps_isw_handoff** files.

- Eclipse will request that you select a workspace
- Press the button to select a workspace directory.
- Navigate to the **SoCkit_SW_Lab_16.0** directory.
- Press the button and enter **hps_workspace**. Press **OK**.
- Press **OK**. The DS-5 will shutdown and reload in the new workspace.


- Close the default **Welcome to DS-5** tab.




Import the Preloader project

It is useful to import the preloader as a makefile project into the DS-5 environment. This allows the user to perform source level debugging.


- Select **File --> Import**.
- Navigate to **C/C++ --> Existing Code as Makefile Project**. Press **Next**.



- Enter **spl** for the Project Name.
- Press the **Browse...** button. Navigate to the **Existing Code Location**
C:\altera_trn\SoCKIT_Materials_16.0\SoCkit\SoCkit_SW_lab_16.0\software\spl_bsp.



- Press **OK**, then press **Finish**.




3.5 Create a Debug Configuration for the Preloader Project

Create a new Debug Configuration

The debug configuration specifies the logistics required to debug the preloader software project. Connectivity to the SoCKit is selected here. DS-5 can be customized by using .ds scripts to perform initialization and setup functions before debugging begins. This is also where the specific ELF file that will be source-level debugged is specified.


- Select **Run --> Debug Configurations**.
- Select **DS-5 Debugger** and press the **New Launch Configuration** button



- Enter **spl** in the **Name** field.

Setup the Connection to the Target board

- Click on the **Connection** tab. Select **Cyclone V SoC (Dual Core) --> Bare Metal Debug --> Debug Cortex-A9_0** as the target. Make sure you **DO NOT** select the **Dual Cyclone V SoC (2 Dual Core SoCs)** option.




- Click on the **Target Connection** pull down menu and select **USB-Blaster**.

Before you continue please ensure the following:


- **The SD card is still in the ejected position**
 - **The SoCKit is still powered on**
- Click on the **Browse** button in the **Connections --> Bare Metal Debug** section.

- Wait a few seconds for the window to populate. Select the **CV SoCKit on localhost [USB-1]** and press the **Select** button.




Select the files necessary for Target debug

- Click on the **Workspace** button in the **Files** sub-section of the **Files** tab.
- **Navigate** to the **spl --> uboot-socfpga --> spl** directory and select the **u-boot-spl** elf file. This file contains the **obj code** and the **symbol tables** for the preloader software project.




Note: Please verify that you have added "u-boot-spl" elf file to the Files section and **NOT** the Target Configuration section

- Press the  button to add another file




- Click on the pulldown arrow and select **Add peripheral description files from directory**.
- Press the **File System** button. Navigate to the **soc_system** sub-directory **C:\altera_trn\SoCKIT_Materials_16.0\SoCkit\SoCkit_SW_lab_16.0\soc_system\synthesis**. Select it and press **OK**. The **Debug Configurations** window should still be open at this point.



The **SVD (System View Description) xml** file is located in this directory. It was generated by Qsys and can be considered a handoff file for software debug. This file provides DS-5 with information regarding the peripheral sub-system that was designed in the FPGA and connected to the HPS via the HPS2FPGA bridge. This will allow you to symbolically read or write to these peripherals and they will be seen as an extension to the HPS peripheral listing in the peripheral window in DS-5.

Configure the Debugger

- Click on the **Debugger** tab.
- Select the **Debug from entry point** radio button.
- Check the **Run target initialization debugger script** box.
- Press the **File System** button and navigate to the **arrow_sockit_preloader.ds** script at **C:\altera_trn\SoCKIT_Materials_16.0\SoCkit\SoCkit_SW_lab_16.0\arrow_sockit_preloader.ds**. Note this is not the default **preloader.ds** found in the **\software\spl_bsp** directory.
- Press the **Open** button.
- Press the **Debug** button to start the **debug session**. Choose **Yes** if asked to switch to DS-5 Debug perspective.





Note: For more information on DS-5 scripts please click on the following link. [Creating a debugger script file](#)

3.6 Step Through and Run the Preloader Project



Add a ds breakpoint script


This script will conveniently add a few **breakpoints** that will assist in your **exploration** of the preloader code.

- Click on the **Scripts** tab
- Click on the **Import Scripts** icon 
- Navigate to the **breakpoint.ds** script and press **Open**.



- Select the **breakpoint.ds** script.
- Press the  **Execute Selected Scripts** button. Notice the **breakpoints** tab.



- Press the continue button  (or F8) to start the debugger. The debugger will stop at the first breakpoint

Explore the preloader code

As was discussed earlier, the preloader is made up of standard code common to most system architectures and some generated code based on the customized system entry in Qsys. The section of code that you will explore is specific for the HPS, the DDR3 memory, and peripherals that were specified in Qsys. Most of the board customization occurs in the `spl_board_init` function. This customization includes setting the PLLs, the HPS memory controller registers, the HPS I/O banks, and implementing the necessary pin muxing.

```

230 spl_board_init();
231 #endif
232
233     boot_device = spl_boot_device();
234     debug("boot device - %d\n", boot_device);
235     switch (boot_device) {
236 #ifdef CONFIG_SPL_RAM_DEVICE
237     case BOOT_DEVICE_RAM:
238         spl_ram_load_image();
239         break;
240 #endif
241 #ifdef CONFIG_SPL_MMC_SUPPORT
242     case BOOT_DEVICE_MMC1:
243     case BOOT_DEVICE_MMC2:
244     case BOOT_DEVICE_MMC2_2:
245         spl_mmc_load_image();
246         break;


```

When the board initialization is complete, the code will stop at the next breakpoint, `spl_mmc_load_image`. At this point it has examined the BOOTSEL jumper settings. It will now attempt to load the next loader from the SD card and run it out of DDR3 memory. At this point if the debugger becomes unstable and the next stage is unsuccessful, there is a good chance that the settings for the memory controller need to be fine tuned.

- Press the the **F5** key to enter the `spl_board_init` function.
- Examine the code.

The flow diagram below gives a good description of the order of operations taken to initialize the HPS. For more details please visit the preloader rocketboards page at

http://www.rocketboards.org/foswiki/Documentation/PreloaderUbootCustomization#Detailed_Preloader_Execution_Flow



Functions & File Locations

No	Function	File location
1	_start	arch/arm/cpu/armv7/start.S
2	s_init()	arch/arm/cpu/armv7/socfpga/s-init.c
3	spl_board_init()	arch/arm/cpu/armv7/socfpga/spl.c
4		For SDMMC: drivers/mmc/spl, drivers/mmc/altera_dw_mmc.c For QSPI: drivers/mtd/spi/spi_spl_load.c, drivers/spi/cadence_qspi.c For NAND: drivers/mtd/nand/nand_spl_simple.c, drivers/mtd/nand/denali_nand.c
5	jump_to_image_no_args()	common/spl/spl.c

Line 329 -409. Configure the main, peripheral and sdram **PLL** groups

Line 419 -426. I/O Bank pins are configured via HPS I/O Scan chains. **Freeze the I/O banks** before beginning the scan operation.

Line 438 - 448. **Reset all peripherals and bridges** except for the L4 watchdog.

Line 462 - 464. Timer used during PLL reconfig.

Line 479 - 484. **Reconfigure the PLLs**. Any board level issues related to clock inputs **could result** in a problem here. On the SoCKit the **HPS CLK0** was double the specified frequency. **Executing** this step caused the system to **hang**. This provided a good clue and the problem was **resolved** soon after.

Line 500-503. Handshake the bootloader.

Line 507 - 523. The **Scan Manager** configures the **HPS I/O** via the scan chain.

Line 550. The **System Manager** sets the appropriate **pin muxing** for the HPS peripherals that were selected in Qsys. Stepping into this code will reveal that it uses the **pinmux_config.h** that was generated by the bsp-editor based on Qsys peripheral selections.

Line 587 - 598. **Unfreeze** the HPS I/O banks.

Line 608. **Enable UART** printing. The first line of code is printed to Putty from here.


Line 638. **SDRAM Memory Manager** initialization.

Line 647. **SDRAM Calibration**.

Line 730 - 747. Setup and enable **exceptions**.

Run the preloader code

- **Press** the the **F7** key to **step out** of the **spl_board_init** function
- Examine the **PuTTY** console. You should see the **following**



```
COM6 - PuTTY
U-Boot SPL 2013.01.01 (Jul 19 2014 - 09:43:26)
BOARD : Altera SOC FPGA Cyclone V Board
CLOCK: EOSC1 clock 25000 KHz
CLOCK: EOSC2 clock 25000 KHz
CLOCK: F2S_SDR_REF clock 0 KHz
CLOCK: F2S_PER_REF clock 0 KHz
CLOCK: MPU clock 800 MHz
CLOCK: DDR clock 400 MHz
CLOCK: UART clock 100000 KHz
CLOCK: MMC clock 50000 KHz
CLOCK: QSPI clock 400000 KHz
INFO : Watchdog enabled
SDRAM: Initializing MMR registers
SDRAM: Calibrating PHY
SEQ.C: Preparing to start memory calibration
SEQ.C: CALIBRATION PASSED
SDRAM: 1024 MiB
```

- Press the F8 (Continue key) to get to the breakpoint at line 245.

Read the following paragraph but DO NOT implement

The next logical step would be to insert the SD Card and press F8. The preloader would attempt to load U-Boot from the SD card. It would first transition from running code out of On-chip RAM on the HPS to the DDR3 memory. If successful, you would see the system boot U-Boot and Linux. Any instability in this process would possibly point towards memory timing issues. Tuning of the memory timing in Qsys would be potentially required to resolve this.

However, we will not do this since Module 4 requires DS-5 to still be connected to the target.

CONGRATULATIONS!!

You have generated, built and run the SoC preloader.


MODULE 4: Validating the FPGA Peripherals from the Hard Processor System (HPS)

It is important to understand how the HPS and FPGA systems are combined into a common address map as seen by the ARM Cortex A-9 MPU.

First, examine the memory map of the SoC as seen by the Cortex A-9 MPU. FPGA slaves connected to the high bandwidth HPS2FPGA bridge are mapped starting at **0xC000 0000** (3GB). The on-chip RAM is connected to this bridge. This bridge has a span of 960MB.

The HPS peripherals are mapped at **0xFC00 0000** with a 64MB address span.

The SysID, PIO LED, PIO Button, and PIO DIPSW FPGA slaves are all connected to the low bandwidth LWHPS2FPGA bridge. This bridge is mapped within the HPS peripherals span starting at **0xFF20 0000**. The span of this region is 2MB since it is only required for control and status access.



The offset addresses of the FPGA slave peripherals relative to the base of the LWHPS2FPGA bridge are shown above.

For example, the LWHPS2FPGA bridge is mapped at **0xFF20 0000**. The LED PIO will be offset from that base by **0x0001 0040**. The resulting address for the LED PIO is **0xFF21 0040**.


4.1 Validate the FPGA Peripherals from DS-5

Use the DS-5 **Debug** perspective **Register** tab to manually peek and poke the control, status, and data registers of the FPGA peripherals that were defined in Qsys.

Use the Registers tab to access the FPGA peripherals.


The registers tab can be used to address all memory mapped entities within the HPS and the FPGA. It is a convenient way to validate newly created FPGA peripherals.

- Select the **Registers** tab. Press the **+** expander adjacent to the **Peripherals** field to see a complete list. If the **Peripherals** registers are not visible, you might need to add them using the **Browse** button.





An incomplete list of peripherals is shown below. The peripherals that were added to the FPGA in the Qsys system are listed as **altera_avalon_<peripheral_name>**. All other listings are standard HPS peripherals.

+	acpidmap		
+	can0		
+	can1		
+	clkmgr		
+	dap		
+	dmanonsecure		
+	dmasecure		
+	emac0		
+	emac1		



The FPGA list of peripherals is dependent on what was added to the Qsys system. This information is passed to the DS-5 via the **SVD xml** file that Qsys generates. Recall that it was referenced in the Debug configuration setup in the Files section.




Exercise the FPGA led_pio peripheral.

There are three bridges that connect the HPS and FPGA portion of the SoC. Two of them are meant for high bandwidth data transactions (HPS2FPGA and FPGA2HPS). There is a third bridge (LWHP2FPGA) that is intended as a control and status path for the HPS into the FPGA. This bridge allows the HPS to separately control low bandwidth FPGA peripherals without interrupting the flow of data on the high bandwidth paths.

These bridges are by default left in a reset state after power on and must be removed from this state.

View the Bridge Reset Status within the Reset Manager

- Navigate to the `rstmgr` peripheral and press the  expander.
- Locate the `rstmgr_brgmodrst` register.
- Take note of its value

+	rstmgr	
+	rstmgr_stat	0x00000000
+	rstmgr_ctrl	0x00110010
+	rstmgr_counts	0x00080080
+	rstmgr_mpumodrst	0x00000002
+	rstmgr_permodrst	0x013AE015
+	rstmgr_per2modrst	0x000000FF
+	rstmgr_brgmodrst	0x00000000


When the preloader ran, it detected that the FPGA was configured and thus released all three bridges from reset. You are now able to access the FPGA peripherals.

Expand the LED_PIO peripheral

The programming model for the LED PIO can be found in Chapter 12 of the [Embedded Peripherals Users Guide](#).

The PIO is four bits. Each output bit is connected to an LED. A bit value of one will turn the LED on and a value of zero will turn it off. The FPGA LEDs are located near the Altera and Linear Technology logos.




- Navigate to the `altera_avalon_pio_led_pio_s1` peripheral and press the  expander .
- Locate the `altera_avalon_pio_led_pio_s1_DATA` register.
- Type **F** in the data field to turn all the LEDs **on**.
- Type **0** in the data field to turn all the LEDs **off**.
- Type **1, 2, 4, or 8** to turn individual LEDs **on**.

+	altera_avalon_pio_led_pio_s1		
+	altera_avalon_pio_led_pio_s1_DATA	0x00000000	32 R/W

Use the HPS GPIO peripheral to turn on the HPS LEDs.

It also is possible to communicate with all HPS peripherals via the **Registers** tab. Four HPS LEDs are connected to GPIO pins [56..53]. These map to bits [27..24] in HPS register **gpio1**. The four HPS LEDs are located to the left of the four FPGA LEDs.



- Navigate to the **gpio1** peripheral and press the **+** expander.
- Locate the **gpio1_gpio_swporta_dds** register. This is the data direction register. A gpio bit is an output if its corresponding ddr bit is set to a one. Set the seventh nibble to an **F** (refer to the figure below). All four GPIO connected to the LEDs are now outputs.
- Locate the **gpio1_gpio_swporta_dr** register. This is the data register. Change the data in the seventh nibble of the data register to turn the LEDs on or off.
- Type **0** in the data field to turn all the LEDs **off**.
- Type **F** in the data field to turn all the LEDs **on**.
- Type **1, 2, 4, or 8** to turn individual LEDs **on**.



For more information on the GPIO, refer to the [General-Purpose I/O Interface](#).

For more information on the HPS memory map refer to [Address Map information for the HPS](#)

- **Stop. Do NOT turn off the power. You MUST first disconnect the DS-5 from the target and then remove all connections for a clean session termination.**
- Press the **"Disconnect from Target"** button.
- Press the **"Remove Connection"** button.
- Exit DS-5 by using **File --> Exit**.

4.2 Validate the FPGA Peripherals from a simple Linux Application

This section continues the philosophy of incrementally validating the FPGA peripherals that were added to the HPS in Qsys. The FPGA peripherals will now be validated from within the Linux operating system by way of a simple Linux application.

Linux has a virtual addressing scheme, so the application has to acquire a virtual address that represents the physical beginning of the HPS peripheral space. A simple application, "led_blink" was created as an example of how to validate FPGA peripherals from within a Linux application. An examination of the code below shows the mapping function implemented.

```
#include "social/alt_gpio.h"
#include "hps_0.h"

#define HW_REGS_BASE ( ALT_STM_OFST )
#define HW_REGS_SPAN ( 0x04000000 )
#define HW_REGS_MASK ( HW_REGS_SPAN - 1 )

int main() {

    void *virtual_base;
    int fd;
    int loop_count;
    int led_direction;
    uint8_t led_state;

    // map the address space for the LED registers into user space so we can interact with them.
    // we'll actually map in the entire CSR span of the HPS since we want to access various registers within that span

    if( ( fd = open( "/dev/mem", ( O_RDWR | O_SYNC ) ) ) == -1 ) {
        printf( "ERROR: could not open \"/dev/mem\"...\n" );
        return( 1 );
    }

    virtual_base = mmap( NULL, HW_REGS_SPAN, ( PROT_READ | PROT_WRITE ), MAP_SHARED, fd, HW_REGS_BASE );

    if( virtual_base == MAP_FAILED ) {
        printf( "ERROR: mmap() failed...\n" );
        close( fd );
        return( 1 );
    }

    // initialize the LEDs

    // set the direction of the HPS GPIO1 bits attached to LEDs to output
    alt_setbits_word( ( virtual_base + ( ( uint32_t )( ALT_GPIO1_SWPORTA_DDR_ADDR ) & ( uint32_t )( HW_REGS_MASK ) ) ), 0x0000F000 );
    // set the value of the HPS GPIO1 bits attached to LEDs to ONE, turn OFF the LEDs
    alt_setbits_word( ( virtual_base + ( ( uint32_t )( ALT_GPIO1_SWPORTA_DR_ADDR ) & ( uint32_t )( HW_REGS_MASK ) ) ), 0x0000F000 );
    // set the value of the FPGA PIO bits attached to LEDs to ONE, turn OFF the LEDs
    alt_setbits_word( ( virtual_base + ( ( uint32_t )( ALT_LWFPGASLVS_OFST + LED_PIO_BASE ) & ( uint32_t )( HW_REGS_MASK ) ) ), 0x0000000F );
```

Provide the mmap function with HPS peripheral base and span and it returns a virtual mapping. Use this virtual base to address any peripherals within the HPS space including those mapped through the LWHPS2FPGA bridge.

Once the mapping function has been called, the virtual base is used to manipulate HPS and FPGA LEDs via their respective PIOs. The memory map of the FPGA peripherals is provided in a header file (**hps_0.h**) that was generated by a utility called **sopc-create-header**. The **alt_setbits** and **alt_clr_bits** functions are used to turn the LEDs on and off.

This application can either be built in a Cygwin shell in Windows or on a Linux Host. In this section you will build this application within the Cygwin shell, secure copy it to the target via Ethernet and then execute it.

1. Connect the Linux target (SoCKit) to the laptop via Ethernet

Since there is no router available, you will directly connect the laptop to the target using the provided Ethernet cable.


We will provide the laptop and the target with fixed IP addresses. There is no need for a (Rx/Tx) crossover adaptor since most modern Ethernet PHYs can perform the crossover internally.

Configure the laptop network adaptor.

- Type **ncpa.cpl** in the Windows search field. Press enter. Select the appropriate ethernet adaptor. Right click and select **Properties**.




- Select **Internet Protocol Version 4**. Press **Properties**. Setup the IP address as shown below (**192.168.2.13**). Press **OK**.




2. Connect to the Linux target (SoCKit).

- Open **PuTTY**. Set it to **Serial, 115200, COMxx**.



3. Warm reset and boot Linux

- **Insert the SD Card.**
- **Press the WARM_RST button.** It is located on the bottom left corner of the SoCKit. See the image below.



- Wait for Linux to boot. Press enter at the terminal prompt and login as **root**.
- Create a password. It will be required later for the SCP (secure copy function). Type **passwd** and enter **root** when prompted.

- Type `./build_script.sh` and press enter.

```
$ ./build_script.sh
+ arm-linux-gnueabi-gcc -g -O0 -Werror -Wall -IC:/altera_lite/15.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_c
```

7. Use SCP to copy the executable to the target via Ethernet.

- Type `scp led_blink root@192.168.2.12:/home/root`. Press enter. This will take the local file "led_blink" and securely copy it to the target at **192.168.2.12**. It will place it in the **/home/root** folder.
- When prompted, type **yes**. Press enter.
- When prompted for a password, type **root**. Press enter.

```
***
$ scp led_blink root@192.168.2.12:/home/root
The authenticity of host '192.168.2.12 (192.168.2.12)' can't be established.
ECDSA key fingerprint is a2:56:3e:98:b9:cf:fd:ed:d1:d1:90:a6:7d:69:cd:9a.
Are you sure you want to continue connecting (yes/no)?
```

- Navigate back to the PuTTY console.
- Type **ls** at the prompt.
- Change the permissions of led_blink to make it executable for all users. At the prompt type **chmod 555 led_blink**. Press **Enter**.

8. Execute the led_blink application.

- Type `./led_blink` at the PuTTY console prompt. Press **Enter**. The LEDs will blink for a few seconds.



```
COM15 - PuTTY
root@socfpga_cyclone5:~# ./led_blink
root@socfpga_cyclone5:~#
```


4.3 Validate the FPGA Peripherals using Linux Device Drivers (Modules)

In this module you will run a few shell scripts. These scripts will turn the FPGA and HPS LEDs on and off. The difference in this exercise is that there is no explicit reference to memory map addresses or bit locations. You will also install a module that registers an interrupt and prints a message when that interrupt occurs.

1. Examine the installed devices

All the drivers associated with LEDs and GPIOs are loaded with the Linux kernel and when the `gsrd_init.sh` script is loaded as part of the system initialization at boot up.

- Bring the PuTTY console to the foreground. Type `cd ~`. Press **Enter**.
- Type `ls`. Press **Enter**. Examine the directory contents.




```
COM15 - PuTTY
root@socfpga_cyclone5:~# ls
README          gator          led_blink_devices.sh
altera          init_leds.sh  threads_hardfp
clear_leds.sh   led_blink
root@socfpga_cyclone5:~#
```

- Type `cd /sys/class/leds`. Press enter. Type `ls`. Press enter.

Notice how each LED (HPS or FPGA) now appears as an individual device. Take note of the naming syntax.

- Type `cd ~`. Press enter.



```
COM15 - PuTTY
root@socfpga_cyclone5:~# cd /sys/class/leds
root@socfpga_cyclone5:/sys/class/leds# ls
fpga_led0  fpga_led2  hps_led0  hps_led2
fpga_led1  fpga_led3  hps_led1  hps_led3
root@socfpga_cyclone5:/sys/class/leds#
```

2. Run the led_blink_devices script

This script will blink all the FPGA and HPS LEDs.

- Type `cat led_blink_devices.sh`. Press **Enter**. Examine the contents of the script.

Notice that the echo command is being used to pipe data to each individual LED (FPGA & HPS). There is no knowledge of the custom FPGA hardware that was created using Qsys. There is also no knowledge of the custom GPIO assignments that were made for the HPS LEDs. In the next section you will examine how the driver gets this information from the Qsys system tool.

- Type `./led_blink_devices.sh`. Press **Enter**.

3. Detect the user pushbutton


Install the `gpio_interrupt` module. The module is installed using the following syntax:

```
modprobe gpio_interrupt gpio_number=<n>
```

GPIO numbers are automatically assigned by the kernel based on device tree entries. The GPIO number must be correlated with its associated `gpiochip` in order to determine which interrupt is being asserted.

Examine all the available `gpiochips` that are registered by the kernel.


- Type `ls /sys/class/gpio` at the prompt. Press **Enter**.



```
COM15 - PuTTY
root@socfpga_cyclone5:~# ls /sys/class/gpio
export      gpiochip165  gpiochip171  gpiochip227
gpiochip161  gpiochip169  gpiochip198  unexport
root@socfpga_cyclone5:~#
```

Match the label of the GPIO chip to the address of push button and DIP switch in device tree.

- Type `cat /sys/class/gpio/gpiochip169/label` at the prompt. Press **Enter**




```
COM15 - PuTTY
root@socfpga_cyclone5:~# cat /sys/class/gpio/gpiochip169/label
/sopc@0/bridge@0xc0000000/gpio@0x1000100c0
root@socfpga_cyclone5:~#
```


button_pio	PIO (Parallel I/O)			
clk	Clock Input	<i>Double-click to export</i>	clk_0	
reset	Reset Input	<i>Double-click to export</i>	[clk]	
s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	
external_connection	Conduit	button_pio_external_co...		0x0001_00c0



Note that the offset address of the push button (**button_pio**) in the FPGA match those of **gpiochip169**. A match has been found. Later builds of the kernel can **rearrange** the gpiochip numbers and their **associated** peripherals. If you **do not** see a **match** between the button_pio memory map address and gpiochip169 then **retry** the step **above** with **different** gpiochip numbers that were listed in the earlier step. Once a match is found **substitute** that **gpiochip** number instead in the **steps** below

Register **gpiochip169** with the **gpio_interrupt** module in order to detect any push button interrupts. Since there are two pushbutton inputs in the **button_pio** component, gpio_numbers **169** and **170** are allocated to **gpiochip169**.

- Type **modprobe gpio_interrupt gpio_number=169** at the prompt. Press enter.




- Press the the **pushbutton 0** on the SoCKit board to activate the interrupt




Remove the gpio_interrupt.

- Type `rmmod gpio_interrupt` at the prompt. Press **Enter**.




Examine the Device Tree Blob (DTB)

This section focuses on the flow of system information from the `.sopcinfo` file to the Device Tree.



The Device Tree standard specifies hardware connectivity so that the Linux kernel can boot up correctly. For more on the device tree click on this link: Devicetree.org

The diagram below shows the detailed connection from the Qsys system definition file (`.sopcinfo`) to the Device Tree Source (DTS) file, which is readable text, and finally to the Device Tree Blob (DTB) which is a binary format. The DTB is placed in the FAT partition of the SD card and is read by U-Boot and placed in DDR3 memory. It is read by the Linux kernel at boot time.



1. Examine the Device Tree Source (DTS)

Examine a section of the Device Tree Source file for the SoCKit. This section describes the LEDs connected to the FPGA and to the HPS.

As seen in **Module 4.3**, a high level device access requires no specific hardware knowledge of that device. That specific hardware knowledge is passed from the HW design via the **.sopcinfo** file and placed in the DTS file. The kernel reads that information and passes it to the specific module (device driver).

Examine **fpga_led3** and **hps_led3**. The DTS entry for **fpga_led3** specifies that it is connected the LED_PIO peripheral on bit 3.

LED_PIO was added to the system using Qsys in the HW lab section. The base address offset for the LED_PIO is also specified in the DTS.

In the case of **hps_led3**, the DTS indicates that it is connected to the GPIO pin that is driven by GPIO register 1 on bit 24. The base address offset for GPIO register 1 is also specified in the DTS.

Automatic generation of the DTS is now supported in Quartus Prime 16.0.

```


soc_system.dts

leds {
    compatible = "gpio-leds";
    fpga0 {
        gpios = <&led_pio 0 1>;
        label = "fpga_led0";
    };
    fpga1 {
        gpios = <&led_pio 1 1>;
        label = "fpga_led1";
    };
    fpga2 {
        gpios = <&led_pio 2 1>;
        label = "fpga_led2";
    };
    fpga3 {
        gpios = <&led_pio 3 1>;
        label = "fpga_led3";
    };
    hps0 {
        gpios = <&hps_0_gpio1 27 1>;
        label = "hps_led0";
    };
    hps1 {
        gpios = <&hps_0_gpio1 26 1>;
        label = "hps_led1";
    };
    hps2 {
        gpios = <&hps_0_gpio1 25 1>;
        label = "hps_led2";
    };
    hps3 {
        gpios = <&hps_0_gpio1 24 1>;
        label = "hps_led3";
    };
};
    
```

2. Examine the Device Tree Blob (DTB) in U-Boot

Reboot the SoCKit and halt U-Boot before it loads Linux.

- Type **poweroff**. Press **Enter**. Wait until you see **System halted**.
- Press the **WARM_RST** button and then press any key (within 5 seconds) to halt U-Boot autoboot. The **WARM_RST** button is located on the bottom left corner of the SoCKit. vSee the image below.



```
In: serial
Out: serial
Err: serial
Net: miio
Warning: failed to set MAC address

Hit any key to stop autoboot: 0
SOCFPGA_CYCLONE5 #
```

Examine the contents of the SD card FAT partition.

- Type **fatls mmc 0:1**. Press enter. This displays the contents of the fat partition on the SD card.

```
Hit any key to stop autoboot: 0
SOCFPGA_CYCLONE5 # fatls mmc 0:1
 3438544  zimage
      200  u-boot.scr
 2330213  soc_system.rbf
   22165  socfpga.dtb

4 file(s), 0 dir(s)

SOCFPGA_CYCLONE5 #
```

Load the Device Tree Blob into Memory.

- Type **fatload mmc 0:1 0x100 soc_system.dtb**. Press enter. This loads the DTB from the SD card and places it in DDR3 memory at **0x100**.


```
SOCFPGA_CYCLONE5 # fatload mmc 0:1 0x100 socfpga.dtb
reading socfpga.dtb
22165 bytes read in 7 ms (3 MiB/s)
SOCFPGA_CYCLONE5 #
```

Examine the contents of the Device Tree Blob.

- Type **fdt addr 0x100**. Press enter. This assigns **0x100** to the fdt system variable **addr**.

```
SOCFPGA_CYCLONE5 #
SOCFPGA_CYCLONE5 # fdt addr 0x100
SOCFPGA_CYCLONE5 #
```

- Type **fdt print**. Press enter. This reads the binary DTB, converts it to clear text, and displays it. Wait for the text to stop scrolling. The content on the display will now look familiar. This is exactly what the kernel will see but in a binary format.




```
COM15 - PuTTY
        clocks = <0x00000004>;
    };
    fpgabridge@1 {
        compatible = "altr,socfpga-lwhps2fpga-bridge";
        label = "lwhps2fpga";
        clocks = <0x00000004>;
    };
    fpgabridge@2 {
        compatible = "altr,socfpga-fpga2hps-bridge";
        label = "fpga2hps";
        clocks = <0x00000004>;
    };
    usbphy@0 {
        #phy-cells = <0x00000000>;
        compatible = "usb-nop-xceiv";
        status = "okay";
        linux,phandle = <0x00000025>;
    };
};
chosen {
    bootargs = "console=ttyS0,115200";
};
SOCFPGA_CYCLONE5 #
```

2. Examine the Device Tree in Linux

The device tree can also be viewed from within Linux.

- Type **bootd** at the u-boot prompt. This will boot Linux from the SD card.
- Login as **root**.
- Type **ls /proc/device-tree/sopc@0**. Press enter.



```
COM15 - PuTTY
root@socfpga_cyclone5:~# ls /proc/device-tree/sopc@0
#address-cells      fpgabridge@1      sdr-ctl@0xffc25000
#size-cells         fpgabridge@2      serial@0xffc02000
L2-cache@0xffffef000  fpgamgr@0xff706000  serial@0xffc03000
bridge@0xc0000000    gpio@0xff708000    spi@0xffff00000
bus-frequency       gpio@0xff709000    spi@0xffff01000
can@0xffc00000       gpio@0xff70a000    sysmgr@0xffd08000
can@0xffc01000       i2c@0xffc04000     timer@0xffc08000
clkmgr@0xffd04000    i2c@0xffc05000     timer@0xffc09000
compatible          i2c@0xffc06000     timer@0xffd00000
device_type         i2c@0xffc07000     timer@0xffd01000
dma@0xffe01000      intc@0xffffed000   timer@0xffd02000
ethernet@0xff700000  leds               timer@0xffd03000
ethernet@0xff702000  name               timer@0xffffec600
flash@0xff704000     pmu0               usb@0xffb00000
flash@0xff705000     ranges             usb@0xffb40000
flash@0xff900000     r13regs@0xff800000  usbphy@0
fpgabridge@0        rstmgr@0xffd05000
```

CONGRATULATIONS!!

You have validated the FPGA peripherals.

For more detailed information on how to build u-boot and Linux for the SoCKit please visit the Golden System Reference Design (GSRD) page for the SoCKit on rocketboards.org

MODULE 5: Additional DS-5 training

The existing module has been deprecated and replaced with the following training available on Rocketboards

This tutorial is an introduction to the features of DS™-5 Debugger. The board has an Altera Cyclone V SoC, which has an FPGA as well as a dual core Cortex®-A9 processor. The tutorial demonstrates DS-5 features including bare metal debug, Linux kernel debug, trace and operating system awareness. In addition it teaches how to setup an FPGA adaptive debugging to control registers on the FPGA logic as well as cross triggering between the debugger and the Quartus SignalTap® II logic analyzer. The final section of the tutorial demonstrates the use of ARM Streamline for performance analyses and source code optimization.

Click on the link below to access the lab manual.

DS-5 SoCKit Workshop

MODULE 6: Taking the Next Step

Altera has a number of resources available to assist you in further product development at www.altera.com/embedded.

Some of the resources available are:

Visit the rocketboards.org community web site

<http://www.rocketboards.org/foswiki>

**** Start here ****

<http://rocketboards.org/foswiki/Documentation/GSRDArrowSoCKitEdition>

Arrow SoCKit Evaluation Board support site

<http://www.rocketboards.org/foswiki/Documentation/ArrowSoCKitEvaluationBoard>

Altera SoC Development Board support site

<http://www.rocketboards.org/foswiki/Documentation/AlteraSoCDevelopmentBoard>

Get more information about the SoC HPS

Hard Processor System Technical Reference Manual

https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/cyclone-v/cv_5v4.pdf

Get more information about the SoC Embedded Design Tools

Embedded Software for the Cortex-A9 MPCore Processor

https://www.altera.com/products/soc/tools_and_software.html

<http://www.alterawiki.com/wiki/SoCEDSGettingStarted>

Get additional SoC training (discounted from \$695 per course to \$99 for workshop attendees)

Designing with an ARM based SoC

<http://wl.altera.com/education/training/courses/ISOC101>

Developing Software for an ARM based SoC

<http://wl.altera.com/education/training/courses/ISOC102>

For all resources visit www.altera.com/embedded