

Pushing the limits of work-stealing

Anton Malakhov Evgeny Fiksman Intel, Russia and Israel

Authors

- Senior developer for Intel®
 Threading Building Blocks (Intel®
 TBB), since 2006, before the first Beta release
- Patent applications for algorithms of concurrent_hash_map and auto partitioner
- Currently responsible for Intel TBB task scheduler functionality and improvements for OpenCL* runtime team.
- linkedin.com/in/antonmalakhov

Anton Malakhov



- Lead developer of OpenCL* runtime for CPU and Intel® Many Integrated Core Architecture (Intel® MIC Architecture) since first line was added
- Currently main focal point between Intel's OpenCL and Intel TBB teams, closely working with Intel TBB team on definition, prototyping and deployment of new features


Evgeny Fiksman







Background






OpenCL on Intel Xeon Phi coprocessor: challenges

More threads **GPGPU** Short/Lightweight Memory applications kernels **Bounded** distribution wrap-up Memory Transfer and **Host-Device** Latency communication Compute overlap Need Increased High Throughput synchronization efficient memory overheads threading latency Intel MIC wo Wider SIMD More Increased architecture threads overheads size WO distribution Less threads wrap-up work work work work work time work work work work work





Target Benchmark's Characteristics




Native C++ reproducers on top of OpenMP* API and Intel TBB





Initial results



Configuration Info - SW Versions: Intel® C++ Intel® 64 Compiler, Version 13.1.1.163; Hardware: Intel® Xeon Phi™ Coprocessor 7120 (16GB, 1.238 GHz, 61C/244T); MPSS Version: 3.1; Flash Version: 2.1.03.0386; Host: 2x Intel® Xeon® CPU E5-2680 0′® 2.70GHz (16C/32T); 64GB Main Memory; OS: Red Hat Enterprise Linux Server release 6.2 (Santiago), kernel 2.6.32-220.el6.x86_64; Benchmarks are measured only on Intel® Xeon Phi™ Coprocessor with power management disabled. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or solves design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to www.intel.com/performance/resources/benchmark_limitations.htm.





General optimizations

Improve inter-core communication

- Tuning pause times for spin-loops
- Optimized memory layouts for less shared cache
- Manual cache prefetching and eviction


Overcome multi-core overheads

- Reduce thieves contention on a victim
- Reduce synchronization points on critical path
- Pin worker threads to remove outliers





Intermediate results



Configuration Info - SW Versions: Intel® C++ Intel® 64 Compiler, Version 13.1.1.163; Hardware: Intel® Xeon Phi™ Coprocessor 7120 (16GB, 1.238 GHz, 61C/244T); MPSS Version: 3.1; Flash Version: 2.1.03.0386; Host: 2x Intel® Xeon® CPU E5-2680 0 @ 2.70GHz (16C/32T); 64GB Main Memory; OS: Red Hat Enterprise Linux Server release 6.2 (Santiago), kernel 2.6.32-220.el6.x86_64; Benchmarks are measured only on Intel® Xeon Phi™ Coprocessor with power management disabled. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to www.intel.com/performance/resources/benchmark_limitations.htm.





Load balancing challenge

OpenMP static schedule shines on well balanced work



No load-balancing overheads, work is distributed equally across threads



Deterministic distribution: cache locality on repeating workloads

OpenCL needs load balancing without killing performance Work-stealing works against things which help OpenMP shine



TBB assigns work to threads unevenly, Load-balancing breaks equal distribution



Random work-stealing disrupts cache locality

One-fits-all approach needed

20% behind omp static is tolerable






Work distribution through stealing:

the conception

Divide the range




Stealing is random

any thread can steal from any other thread

Non-determinism.
Slow for few tasks
across lots of threads



Our work distribution issues



Distribution

- Non-determinism→cache locality
- Slow for first and last tasks
- Irregularity→ final imbalance

Executing

- Cache locality
- Granularity

Final load balancing


- Irregularity induced imbalance
- Or caused by too small granularity






Work distribution through stealing: challenges of big concurrency

- 1. Hard to find last tasks across all task pools
 - The worst case is for n == P
- 2. Speed of signal propagation via binary task tree
 - Classical equal splits spread the work slower
- 3. Thieves contention on victim's lock
 - Try_lock helps for P > log₂ n
 - But still hard to start the first tasks..





Work distribution through stealing: the conception (reminder)



Stealing is random


any thread can steal from any other thread

SPMC

(Single producer multiple consumers)



Work distribution through mailboxing:




Intel TBB task affinity

- Deterministic distribution via mailboxing
- No contention (SPSC communication)





Work distribution through mailboxing: uneven task tree




Unbalanced (lopsided) task tree

- Sending signal is faster than receiving it
- Earlier threads produce more tasks than later threads (not serialized!)
- Split in a proportion, not in half





Start of 240 tasks, 1 per thread



Configuration Info - SW Versions: Intel® C++ Intel® 64 Compiler, Version 13.1.1.163; Hardware: Intel® Xeon Phi™ Coprocessor 7120 (16GB, 1.238 GHz, 61C/244T); MPSS Version: 3.1; Flash Version: 2.1.03.0386; Host: 2x Intel® Xeon® CPU E5-2680 0′® 2.70GHz (16C/32T); 64GB Main Memory; OS: Red Hat Enterprise Linux Server release 6.2 (Santiago), kernel 2.6.32-220.el6.x86_64; Benchmarks are measured only on Intel® Xeon Phi™ Coprocessor with power management disabled. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to www.intel.com/performance/resources/benchmark_limitations.htm.



Distribution: work's point of view


0 ...

The thread, timeline


Thread 1



Simple work distribution: splitting



Splits into equal halves



imbalance on non-power-of-2 # of CPUs



Simple work distribution: balancing



Can lead to inefficient stealing at the end, small grain-sizes





Proportional splitting

Thread 1

Thread 2

Thread 3

Split into uneven halves proportionally to # of tasks


Even distribution

No artificial imbalance





Premature stealing in Intel TBB




Stealing can occur earlier than the work supposed for the thread arrives






Premature stealing in Intel TBB






Solving last problems





Effect of automatic initial grain-size



Universal solution provides good performance for both balanced and unbalanced workloads

GHz, 61C/244T); prise Linux Server ts as measured by of information to of Intel products,

fer to www.intel.com/performance/resources/benchmark_limitations.htm.





Configuration Info - SW MPSS Version: 3.1; Flas release 6.2 (Santiago),

Final results

Goal! Normalized performance comparison Performance, **TBB 4.1** TBB 4.2 U2 opencl Threading: omp static omp dynamic defaults defaults partitioner **Benchmarks ■** conformance ■ reduction ■ spmv-unbalanced

Configuration Info - SW Versions: Intel® C++ Intel® 64 Compiler, Version 13.1.1.163; Hardware: Intel® Xeon Phi™ Coprocessor 7120 (16GB, 1.238 GHz, 61C/244T); MPSS Version: 3.1; Flash Version: 2.1.03.0386; Host: 2x Intel® Xeon® CPU E5-2680 0 @ 2.70GHz (16C/32T); 64GB Main Memory; OS: Red Hat Enterprise Linux Server release 6.2 (Santiago), kernel 2.6.32-220.el6.x86_64; Benchmarks are measured only on Intel® Xeon Phi™ Coprocessor with power management disabled. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to www.intel.com/performance/resources/benchmark_limitations.htm.



Fits the



■ minimal

■ scan

■ spmv

Summary

Started from up to 3x gap with OpenMP static

Major solutions:

Using task affinity

Unbalanced task tree

Even work distribution

Adaptive delay

Dynamic grain-size

Almost closed gaps with OpenMP static



Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © , Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.


Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.


Notice revision #20110804









Thread 1 task pool (deque)









Thread 1 task pool (deque)














Distribution of 240 tasks to its threads



Configuration Info - SW Versions: Intel® C++ Intel® 64 Compiler, Version 13.1.1.163; Hardware: Intel® Xeon Phi™ Coprocessor 7120 (16GB, 1.238 GHz, 61C/244T); MPSS Version: 3.1; Flash Version: 2.1.03.0386; Host: 2x Intel® Xeon® CPU E5-2680 0′ @ 2.70GHz (16C/32T); 64GB Main Memory; OS: Red Hat Enterprise Linux Server release 6.2 (Santiago), kernel 2.6.32-220.el6.x86_64; Benchmarks are measured only on Intel® Xeon Phi™ Coprocessor with power management disabled. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to www.intel.com/performance/resources/benchmark_limitations.htm.



