<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic How to get the L1, L2 and L3 in Analyzers</title>
    <link>https://community.intel.com/t5/Analyzers/Formulas-for-1st-Generation-Intel-Core-Processor/m-p/1118952#M16331</link>
    <description>&lt;P&gt;&lt;STRONG&gt;How to get the L1, L2 and L3 Cache Miss of an intel i5&amp;nbsp;&lt;SPAN style="font-size: 12px; line-height: 18px;"&gt;Nehalem - Lynnfield ???&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/P&gt;</description>
    <pubDate>Thu, 01 Sep 2016 02:09:16 GMT</pubDate>
    <dc:creator>Guillermo_T_</dc:creator>
    <dc:date>2016-09-01T02:09:16Z</dc:date>
    <item>
      <title>Formulas for 1st Generation Intel Core Processor</title>
      <link>https://community.intel.com/t5/Analyzers/Formulas-for-1st-Generation-Intel-Core-Processor/m-p/1118951#M16330</link>
      <description>&lt;P&gt;Hi all!&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;we have a&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;Core i5-750 2.67 GHz, which is a&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 13.0080003738403px; line-height: 15.609601020813px;"&gt;Nehalem microarchitecture (1st generation), and Lynnfield (45 nm) processor code name.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;The 2nd and consecutives generations have documentation like&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;&lt;A href="https://software.intel.com/sites/landingpage/legacy/pdfs/Using_Intel_VTune_Amplifier_XE_on_2nd_Gen_Intel_Core_Family.pdf" target="_blank"&gt;https://software.intel.com/sites/landingpage/legacy/pdfs/Using_Intel_VTune_Amplifier_XE_on_2nd_Gen_Intel_Core_Family.pdf&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;where it has&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 13.0080003738403px; line-height: 15.609601020813px;"&gt;formulas for&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;branch miss prediction, front-end bound, etc.&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;But, can't find a similar documentation to&amp;nbsp;&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;work on 1st generation Intel core processors with formulas.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;We need the formulas because will be using perf tool.&lt;/P&gt;

&lt;P&gt;Could we use the formulas of "&lt;SPAN style="font-size: 13.0080003738403px; line-height: 15.609601020813px;"&gt;Using_Intel_VTune_Amplifier_XE_on_2nd_Gen_Intel_Core_Family.pdf" for a 1st generation microprocessor?&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;Any help?&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;UL style="margin-top: 0.3em; margin-bottom: 0px; margin-left: 1.6em; list-style-image: url(data:image/svg+xml,%3C%3Fxml%20version%3D%221.0%22%20encoding%3D%22UTF-8%22%3F%3E%0A%3Csvg%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%20version%3D%221.1%22%20width%3D%225%22%20height%3D%2213%22%3E%0A%3Ccircle%20cx%3D%222.5%22%20cy%3D%229.5%22%20r%3D%222.5%22%20fill%3D%22%2300528c%22%2F%3E%0A%3C%2Fsvg%3E%0A); color: rgb(37, 37, 37); font-family: sans-serif; font-size: 14px; line-height: 22.3999996185303px;"&gt;&lt;/UL&gt;</description>
      <pubDate>Wed, 31 Aug 2016 18:00:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Formulas-for-1st-Generation-Intel-Core-Processor/m-p/1118951#M16330</guid>
      <dc:creator>Guillermo_T_</dc:creator>
      <dc:date>2016-08-31T18:00:22Z</dc:date>
    </item>
    <item>
      <title>How to get the L1, L2 and L3</title>
      <link>https://community.intel.com/t5/Analyzers/Formulas-for-1st-Generation-Intel-Core-Processor/m-p/1118952#M16331</link>
      <description>&lt;P&gt;&lt;STRONG&gt;How to get the L1, L2 and L3 Cache Miss of an intel i5&amp;nbsp;&lt;SPAN style="font-size: 12px; line-height: 18px;"&gt;Nehalem - Lynnfield ???&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 01 Sep 2016 02:09:16 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Formulas-for-1st-Generation-Intel-Core-Processor/m-p/1118952#M16331</guid>
      <dc:creator>Guillermo_T_</dc:creator>
      <dc:date>2016-09-01T02:09:16Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Analyzers/Formulas-for-1st-Generation-Intel-Core-Processor/m-p/1118953#M16332</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;

&lt;P&gt;You can find tuning guide for Nehalem here:&amp;nbsp;https://software.intel.com/sites/default/files/m/0/8/8/performance_analysis_guide.pdf&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 01 Sep 2016 14:08:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Formulas-for-1st-Generation-Intel-Core-Processor/m-p/1118953#M16332</guid>
      <dc:creator>Dmitry_R_Intel1</dc:creator>
      <dc:date>2016-09-01T14:08:56Z</dc:date>
    </item>
  </channel>
</rss>

