<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Hi, in Analyzers</title>
    <link>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183869#M18703</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Could you please confirm whether the solution provided was helpful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 24 Feb 2020 13:34:48 GMT</pubDate>
    <dc:creator>AthiraM_Intel</dc:creator>
    <dc:date>2020-02-24T13:34:48Z</dc:date>
    <item>
      <title>Vector instruction set in HPC Perf. Characterization</title>
      <link>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183865#M18699</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am currently profiling a program by&amp;nbsp;using VTune.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The attached image shows that there are more than 2 vector instructions.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am wondering if there are more than 2 vector instruction set in the "HPC Performance Characterization", this means that a certain function uses all of the instructions? or they are the possible candidate vector instructions that are&amp;nbsp;used by the function?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It would be appreciated if anyone could let me know.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 11 Feb 2020 03:56:54 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183865#M18699</guid>
      <dc:creator>Smith__John</dc:creator>
      <dc:date>2020-02-11T03:56:54Z</dc:date>
    </item>
    <item>
      <title>Hello,t</title>
      <link>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183866#M18700</link>
      <description>&lt;P&gt;Hello,t&lt;/P&gt;&lt;P&gt;VTune does static analysis of&amp;nbsp;a function body and lists all&amp;nbsp;vector instruction sets that were recognized.&lt;/P&gt;&lt;P&gt;Could you please specify in more details what you meant under "candidate vector instructions" to give you more precise answer?&lt;/P&gt;&lt;P&gt;Thank you, Regards, Dmitry&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 12 Feb 2020 10:01:42 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183866#M18700</guid>
      <dc:creator>Dmitry_P_Intel1</dc:creator>
      <dc:date>2020-02-12T10:01:42Z</dc:date>
    </item>
    <item>
      <title>Hello, Dmitry</title>
      <link>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183867#M18701</link>
      <description>&lt;P&gt;Hello, Dmitry&lt;/P&gt;&lt;P&gt;I meant I was wondering whether&amp;nbsp;or not some of those&amp;nbsp;instructions are&amp;nbsp;executed in practice.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For example,&lt;/P&gt;&lt;P&gt;If there were three instructions such as&amp;nbsp;AVX, AVX2, SSE in the vector instruction set slot, but only AVX instruction was&amp;nbsp;executed actually.&lt;/P&gt;&lt;P&gt;Is this case&amp;nbsp;possible?&lt;/P&gt;&lt;P&gt;or&amp;nbsp;&lt;/P&gt;&lt;P&gt;All three instructions above are&amp;nbsp;executed during its execution time?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 12 Feb 2020 11:11:40 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183867#M18701</guid>
      <dc:creator>Smith__John</dc:creator>
      <dc:date>2020-02-12T11:11:40Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183868#M18702</link>
      <description>&lt;P style="margin-left:0in; margin-right:0in"&gt;Hi,&lt;/P&gt;&lt;P style="margin-left:0in; margin-right:0in"&gt;Usage of instruction set does not depend on which analysis you run – i.e. HPC Performance Characterization or Hotspot analysis. Instruction sets are generated by the compiler and which are analyzed by these profiling tools.&lt;/P&gt;&lt;P style="margin-left:0in; margin-right:0in"&gt;Intel VTune is a profiling tool that analyzes your application, it lists instruction set(s) used&amp;nbsp; in your application. The vector instruction sets listed by Intel VTune are the ones used by your application and not suitable candidates. Tools like Intel Advisor can list the possible candidates and the performance improvement that can be achieved by using a different instruction set.&lt;/P&gt;&lt;P style="margin-left:0in; margin-right:0in"&gt;Hope this clarifies your query.&lt;/P&gt;</description>
      <pubDate>Tue, 18 Feb 2020 12:01:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183868#M18702</guid>
      <dc:creator>AthiraM_Intel</dc:creator>
      <dc:date>2020-02-18T12:01:00Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183869#M18703</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Could you please confirm whether the solution provided was helpful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 24 Feb 2020 13:34:48 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183869#M18703</guid>
      <dc:creator>AthiraM_Intel</dc:creator>
      <dc:date>2020-02-24T13:34:48Z</dc:date>
    </item>
    <item>
      <title>Hi,</title>
      <link>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183870#M18704</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;We hope your query is answered. We are closing this thread.&lt;/P&gt;&lt;P&gt;Please feel free to open a new thread if you have any further queries.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;</description>
      <pubDate>Mon, 02 Mar 2020 05:33:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/Vector-instruction-set-in-HPC-Perf-Characterization/m-p/1183870#M18704</guid>
      <dc:creator>AthiraM_Intel</dc:creator>
      <dc:date>2020-03-02T05:33:13Z</dc:date>
    </item>
  </channel>
</rss>

