<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic How do I get memory bandwidth usage info? in Analyzers</title>
    <link>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944845#M7784</link>
    <description>How do I get memory usage information in the system: interms of ??GB/s. How much from Processor?&lt;BR /&gt;&lt;BR /&gt;There are some events like "Bus access from All agents", and "bus access from the processor", but it only tells you how much acess, not the actual memory bandwidth.&lt;BR /&gt;&lt;BR /&gt;There are other events like "bus data ready from the processor" shows that how many bus cycles are being accessed by processor. But the number is not consistent with Cache misses I got.</description>
    <pubDate>Sat, 07 Aug 2004 02:51:18 GMT</pubDate>
    <dc:creator>Anonymous90</dc:creator>
    <dc:date>2004-08-07T02:51:18Z</dc:date>
    <item>
      <title>How do I get memory bandwidth usage info?</title>
      <link>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944845#M7784</link>
      <description>How do I get memory usage information in the system: interms of ??GB/s. How much from Processor?&lt;BR /&gt;&lt;BR /&gt;There are some events like "Bus access from All agents", and "bus access from the processor", but it only tells you how much acess, not the actual memory bandwidth.&lt;BR /&gt;&lt;BR /&gt;There are other events like "bus data ready from the processor" shows that how many bus cycles are being accessed by processor. But the number is not consistent with Cache misses I got.</description>
      <pubDate>Sat, 07 Aug 2004 02:51:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944845#M7784</guid>
      <dc:creator>Anonymous90</dc:creator>
      <dc:date>2004-08-07T02:51:18Z</dc:date>
    </item>
    <item>
      <title>Re: How do I get memory bandwidth usage info?</title>
      <link>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944846#M7785</link>
      <description>&lt;DIV&gt;That's a great question, liang! I'll ask a few of the experts around these parts and ask them to post their thoughts here.&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;cheers&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;
&lt;DIV&gt;jdg&lt;/DIV&gt;
&lt;DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Wed, 18 Aug 2004 05:13:47 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944846#M7785</guid>
      <dc:creator>jeffrey-gallagher</dc:creator>
      <dc:date>2004-08-18T05:13:47Z</dc:date>
    </item>
    <item>
      <title>Re: How do I get memory bandwidth usage info?</title>
      <link>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944847#M7786</link>
      <description>I also have this question in mind. &lt;BR /&gt;&lt;BR /&gt;Please also let me know about that. &lt;BR /&gt;&lt;BR /&gt;Thx.</description>
      <pubDate>Wed, 02 Feb 2005 17:44:15 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944847#M7786</guid>
      <dc:creator>thriller</dc:creator>
      <dc:date>2005-02-02T17:44:15Z</dc:date>
    </item>
    <item>
      <title>Re: How do I get memory bandwidth usage info?</title>
      <link>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944848#M7787</link>
      <description>The Bus Data Ready event is most often used, in my limited experience, to determine the physical data rate.  For Xeon/P4, this rate may be much higher than the useful data rate, particularly in cases of inefficient use of Read/Write Combining buffers.  I don't know if you could correlate last level cache miss retired events with Bus Data Ready events, perhaps in cases where WCB use is efficient.</description>
      <pubDate>Wed, 02 Feb 2005 21:18:52 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944848#M7787</guid>
      <dc:creator>TimP</dc:creator>
      <dc:date>2005-02-02T21:18:52Z</dc:date>
    </item>
    <item>
      <title>Re: How do I get memory bandwidth usage info?</title>
      <link>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944849#M7788</link>
      <description>&lt;P&gt;*removed*&lt;/P&gt;</description>
      <pubDate>Tue, 11 Jul 2006 10:49:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Analyzers/How-do-I-get-memory-bandwidth-usage-info/m-p/944849#M7788</guid>
      <dc:creator>SawGuan_S_Intel</dc:creator>
      <dc:date>2006-07-11T10:49:00Z</dc:date>
    </item>
  </channel>
</rss>

