<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic For more details thermal and in Intel® Business Client Software Development</title>
    <link>https://community.intel.com/t5/Intel-Business-Client-Software/Intel-Secure-Key-Operating-Conditions/m-p/997006#M6069</link>
    <description>&lt;P&gt;For more details thermal and voltage ratings, see the datasheet..&lt;/P&gt;

&lt;P&gt;&lt;A href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e5-v2-datasheet-vol-1.pdf" target="_blank"&gt;http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e5-v2-datasheet-vol-1.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P&gt;Package Thermal Specifications, Section 5.1&lt;/P&gt;

&lt;P&gt;DC Specifications, Section 7.8&lt;/P&gt;

&lt;P&gt;Regards,&lt;/P&gt;

&lt;P&gt;David Johnston&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 23 Nov 2015 19:50:31 GMT</pubDate>
    <dc:creator>DAVID_J_Intel</dc:creator>
    <dc:date>2015-11-23T19:50:31Z</dc:date>
    <item>
      <title>Intel Secure Key Operating Conditions</title>
      <link>https://community.intel.com/t5/Intel-Business-Client-Software/Intel-Secure-Key-Operating-Conditions/m-p/997004#M6067</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;
	&lt;BR /&gt;
	What is the operating conditions of the Intel Secure Key chip in regards to an Intel Xeon Processor E5-1650 v2?&lt;BR /&gt;
	&lt;BR /&gt;
	The following doc states the following in section 3.5.&lt;BR /&gt;
	&lt;A href="https://community.intel.com/legacyfs/online/drupal_files/managed/4d/91/DRNG_Software_Implementation_Guide_2.0.pdf"&gt;https://software.intel.com/sites/default/files/managed/4d/91/DRNG_Software_Implementation_Guide_2.0.pdf&lt;/A&gt;&lt;BR /&gt;
	&lt;BR /&gt;
	"As described in section 3.2.1, the hardware is designed to function across a range of process voltage and&lt;BR /&gt;
	temperature (PVT) levels, exceeding the normal operating range of the processor."&lt;BR /&gt;
	&lt;BR /&gt;
	What are the voltages and temperature levels that exceed the normal operating range of the processor.&lt;BR /&gt;
	&lt;BR /&gt;
	I'm specifically looking for temperature conditions of where the entropy source would fail.&lt;BR /&gt;
	&lt;BR /&gt;
	Thanks,&lt;BR /&gt;
	Eric&lt;/P&gt;</description>
      <pubDate>Thu, 02 Jul 2015 17:44:21 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Business-Client-Software/Intel-Secure-Key-Operating-Conditions/m-p/997004#M6067</guid>
      <dc:creator>Eric_S_</dc:creator>
      <dc:date>2015-07-02T17:44:21Z</dc:date>
    </item>
    <item>
      <title>Eric,</title>
      <link>https://community.intel.com/t5/Intel-Business-Client-Software/Intel-Secure-Key-Operating-Conditions/m-p/997005#M6068</link>
      <description>&lt;P&gt;Eric,&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;The V, T limits are those given in the documentation for the chip. The entropy source is designed to work within those limits, with suitable engineering margin. The temperature limits are given in terms of the case temperature at the integrated heat spreader (HIS), the limits for the on-die temperatures take into account the thermal delta from the HIS to the die.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;The voltages and temperatures at which the entropy source will fail vary from chip to chip, but it will work within the specified voltage and temperature limits.&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;From ARK..&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&lt;A href="http://ark.intel.com/products/75780/Intel-Xeon-Processor-E5-1650-v2-12M-Cache-3_50-GHz"&gt;http://ark.intel.com/products/75780/Intel-Xeon-Processor-E5-1650-v2-12M-Cache-3_50-GHz&lt;/A&gt;&lt;/P&gt;

&lt;TABLE border="0" cellpadding="0" style="width:531px;" width="531"&gt;
	&lt;TBODY&gt;
		&lt;TR&gt;
			&lt;TD style="width:307px;"&gt;
				&lt;P&gt;VID Voltage Range&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD style="width:200px;"&gt;
				&lt;P&gt;0.65–1.30V&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
	&lt;/TBODY&gt;
&lt;/TABLE&gt;

&lt;P&gt;“VID Voltage Range is an indicator of the minimum and maximum voltage values at which the processor is designed to operate. The processor communicates VID to the VRM (Voltage Regulator Module), which in turn delivers that correct voltage to the processor.&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;“&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;

&lt;TABLE border="0" cellpadding="0" style="width:531px;" width="531"&gt;
	&lt;TBODY&gt;
		&lt;TR&gt;
			&lt;TD style="width:307px;"&gt;
				&lt;P&gt;T&lt;SUB&gt;CASE&lt;/SUB&gt;&lt;/P&gt;
			&lt;/TD&gt;
			&lt;TD style="width:200px;"&gt;
				&lt;P&gt;70°C&lt;/P&gt;
			&lt;/TD&gt;
		&lt;/TR&gt;
	&lt;/TBODY&gt;
&lt;/TABLE&gt;

&lt;P&gt;“&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;Case Temperature is the maximum temperature allowed at the processor Integrated Heat Spreader (IHS).&lt;/SPAN&gt;&lt;SPAN style="font-size: 1em; line-height: 1.5;"&gt;“&lt;/SPAN&gt;&lt;/P&gt;

&lt;P&gt;Regards,&lt;/P&gt;

&lt;P&gt;David Johnston, Intel DRNG Architect.&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 23 Nov 2015 19:29:55 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Business-Client-Software/Intel-Secure-Key-Operating-Conditions/m-p/997005#M6068</guid>
      <dc:creator>DAVID_J_Intel</dc:creator>
      <dc:date>2015-11-23T19:29:55Z</dc:date>
    </item>
    <item>
      <title>For more details thermal and</title>
      <link>https://community.intel.com/t5/Intel-Business-Client-Software/Intel-Secure-Key-Operating-Conditions/m-p/997006#M6069</link>
      <description>&lt;P&gt;For more details thermal and voltage ratings, see the datasheet..&lt;/P&gt;

&lt;P&gt;&lt;A href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e5-v2-datasheet-vol-1.pdf" target="_blank"&gt;http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e5-v2-datasheet-vol-1.pdf&lt;/A&gt;&lt;/P&gt;

&lt;P&gt;Package Thermal Specifications, Section 5.1&lt;/P&gt;

&lt;P&gt;DC Specifications, Section 7.8&lt;/P&gt;

&lt;P&gt;Regards,&lt;/P&gt;

&lt;P&gt;David Johnston&lt;/P&gt;

&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 23 Nov 2015 19:50:31 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Business-Client-Software/Intel-Secure-Key-Operating-Conditions/m-p/997006#M6069</guid>
      <dc:creator>DAVID_J_Intel</dc:creator>
      <dc:date>2015-11-23T19:50:31Z</dc:date>
    </item>
  </channel>
</rss>

