<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic ICE Lake D Internal Switch Configuration in Embedded Server</title>
    <link>https://community.intel.com/t5/Embedded-Server/ICE-Lake-D-Internal-Switch-Configuration/m-p/1517257#M1009</link>
    <description>&lt;P&gt;Do you have documentation explaining how to configure the ICE Lake-D internal switch per the this highlighted text.&lt;/P&gt;&lt;P&gt;The following came from the Intel® Xeon® D-1700 Processor Family External Design Specification (EDS), Volume 1: Architecture&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The switch makes its forwarding decision based on a set of &lt;STRONG&gt;programmable rules&lt;/STRONG&gt;, such&lt;/P&gt;&lt;P&gt;as VLAN tag, a destination MAC address, or a combination of such. Basic forwarding&lt;/P&gt;&lt;P&gt;rules are loaded from the &lt;STRONG&gt;NVM&lt;/STRONG&gt;, and additional rules may be &lt;STRONG&gt;programmed&lt;/STRONG&gt; per usage.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="TobyGEAerospace_0-1692889371507.png" style="width: 400px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/44978i9D8A413DADB0682F/image-size/medium/is-moderation-mode/true?v=v2&amp;amp;px=400&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="TobyGEAerospace_0-1692889371507.png" alt="TobyGEAerospace_0-1692889371507.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="TobyGEAerospace_1-1692889371520.png" style="width: 400px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/44979iD91975C860E9D9D4/image-size/medium/is-moderation-mode/true?v=v2&amp;amp;px=400&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="TobyGEAerospace_1-1692889371520.png" alt="TobyGEAerospace_1-1692889371520.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 24 Aug 2023 15:03:09 GMT</pubDate>
    <dc:creator>Toby-GE-Aerospace</dc:creator>
    <dc:date>2023-08-24T15:03:09Z</dc:date>
    <item>
      <title>ICE Lake D Internal Switch Configuration</title>
      <link>https://community.intel.com/t5/Embedded-Server/ICE-Lake-D-Internal-Switch-Configuration/m-p/1517257#M1009</link>
      <description>&lt;P&gt;Do you have documentation explaining how to configure the ICE Lake-D internal switch per the this highlighted text.&lt;/P&gt;&lt;P&gt;The following came from the Intel® Xeon® D-1700 Processor Family External Design Specification (EDS), Volume 1: Architecture&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The switch makes its forwarding decision based on a set of &lt;STRONG&gt;programmable rules&lt;/STRONG&gt;, such&lt;/P&gt;&lt;P&gt;as VLAN tag, a destination MAC address, or a combination of such. Basic forwarding&lt;/P&gt;&lt;P&gt;rules are loaded from the &lt;STRONG&gt;NVM&lt;/STRONG&gt;, and additional rules may be &lt;STRONG&gt;programmed&lt;/STRONG&gt; per usage.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="TobyGEAerospace_0-1692889371507.png" style="width: 400px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/44978i9D8A413DADB0682F/image-size/medium/is-moderation-mode/true?v=v2&amp;amp;px=400&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="TobyGEAerospace_0-1692889371507.png" alt="TobyGEAerospace_0-1692889371507.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="TobyGEAerospace_1-1692889371520.png" style="width: 400px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/44979iD91975C860E9D9D4/image-size/medium/is-moderation-mode/true?v=v2&amp;amp;px=400&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="TobyGEAerospace_1-1692889371520.png" alt="TobyGEAerospace_1-1692889371520.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 24 Aug 2023 15:03:09 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/ICE-Lake-D-Internal-Switch-Configuration/m-p/1517257#M1009</guid>
      <dc:creator>Toby-GE-Aerospace</dc:creator>
      <dc:date>2023-08-24T15:03:09Z</dc:date>
    </item>
    <item>
      <title>Re:ICE Lake D Internal Switch Configuration</title>
      <link>https://community.intel.com/t5/Embedded-Server/ICE-Lake-D-Internal-Switch-Configuration/m-p/1517715#M1010</link>
      <description>&lt;P&gt;Hello Toby-GE-Aerospace,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thank you for reaching out with your question regarding configuring the ICE Lake-D internal switch. I appreciate your interest in our products and their functionalities. To ensure you receive the most accurate and comprehensive support, I'm going to transfer this thread to the Embedded Community, where an Intel dedicated team specialized in this area will be able to provide you with the assistance you need.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thank you for your understanding. The Embedded Community is a valuable resource for technical queries, and I'm confident that you'll receive the support you're looking for from our knowledgeable experts. If you have any more questions or concerns, please don't hesitate to reach out. We're here to help.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Allan A.&lt;/P&gt;&lt;P&gt;Intel Customer Support&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Fri, 25 Aug 2023 15:45:40 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/ICE-Lake-D-Internal-Switch-Configuration/m-p/1517715#M1010</guid>
      <dc:creator>Allan_A_Intel</dc:creator>
      <dc:date>2023-08-25T15:45:40Z</dc:date>
    </item>
    <item>
      <title>Re: ICE Lake D Internal Switch Configuration</title>
      <link>https://community.intel.com/t5/Embedded-Server/ICE-Lake-D-Internal-Switch-Configuration/m-p/1517882#M1011</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/283928"&gt;@Toby-GE-Aerospace&lt;/a&gt;:&lt;/P&gt;
&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P&gt;We have sent an email to the address related to this account with information that may help you.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/114"&gt;@CarlosAM_INTEL&lt;/a&gt;.&lt;/P&gt;</description>
      <pubDate>Fri, 25 Aug 2023 23:36:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/ICE-Lake-D-Internal-Switch-Configuration/m-p/1517882#M1011</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2023-08-25T23:36:49Z</dc:date>
    </item>
  </channel>
</rss>

