<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: programming failed cyclone 10 lp in Embedded Server</title>
    <link>https://community.intel.com/t5/Embedded-Server/programming-failed-cyclone-10-lp/m-p/1733044#M1249</link>
    <description>&lt;P class="sub_section_element_selectors"&gt;Hello&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/466524"&gt;@mdidomenico4&lt;/a&gt;,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;That's good news, just to let you know if you need further help, please check the following regarding FPGA:&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;STRONG class="sub_section_element_selectors"&gt;FPGA community forums and blogs have moved to the&lt;SPAN class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;A class="sub_section_element_selectors" href="https://community.altera.com/" target="_blank" rel="nofollow noopener noreferrer"&gt;Altera Community&lt;/A&gt;. Existing Intel Community members can sign in with their current credentials.&lt;/STRONG&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/266977" target="_blank" rel="noopener"&gt;@Diego_INTEL&lt;/A&gt;&lt;/P&gt;</description>
    <pubDate>Fri, 09 Jan 2026 17:20:28 GMT</pubDate>
    <dc:creator>Diego_INTEL</dc:creator>
    <dc:date>2026-01-09T17:20:28Z</dc:date>
    <item>
      <title>programming failed cyclone 10 lp</title>
      <link>https://community.intel.com/t5/Embedded-Server/programming-failed-cyclone-10-lp/m-p/1732272#M1247</link>
      <description>&lt;P&gt;i just picked up a Cyclone 10 LP board (10CL025YU256I7G).&amp;nbsp; this is my first foray into FPGA's.&amp;nbsp; I have Quartus installed and successfully compiled the c10lp_golden_top program from the examples.&amp;nbsp; however, when i go to into the programmer, i can see the board in the drop down and the file is selected, but when i click start it waits for 2 seconds and the reports "failed".&amp;nbsp; i'm not sure what's going wrong.&amp;nbsp; i was also able to run the board_test_system program and i can see the board from windows.&amp;nbsp; can anyone lend a suggestion?&lt;/P&gt;</description>
      <pubDate>Sun, 04 Jan 2026 00:54:54 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/programming-failed-cyclone-10-lp/m-p/1732272#M1247</guid>
      <dc:creator>mdidomenico4</dc:creator>
      <dc:date>2026-01-04T00:54:54Z</dc:date>
    </item>
    <item>
      <title>Re: programming failed cyclone 10 lp</title>
      <link>https://community.intel.com/t5/Embedded-Server/programming-failed-cyclone-10-lp/m-p/1732273#M1248</link>
      <description>&lt;P&gt;i worked through the tutorial at &lt;A href="https://www.intel.com/content/www/us/en/developer/articles/training/program-fpga-device/cyclone.html" target="_blank"&gt;https://www.intel.com/content/www/us/en/developer/articles/training/program-fpga-device/cyclone.html&lt;/A&gt;&amp;nbsp;which seemed to work.&amp;nbsp; i'll have to keep poking at things, i'm sure i was doing something wrong&lt;/P&gt;</description>
      <pubDate>Sun, 04 Jan 2026 01:21:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/programming-failed-cyclone-10-lp/m-p/1732273#M1248</guid>
      <dc:creator>mdidomenico4</dc:creator>
      <dc:date>2026-01-04T01:21:12Z</dc:date>
    </item>
    <item>
      <title>Re: programming failed cyclone 10 lp</title>
      <link>https://community.intel.com/t5/Embedded-Server/programming-failed-cyclone-10-lp/m-p/1733044#M1249</link>
      <description>&lt;P class="sub_section_element_selectors"&gt;Hello&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/466524"&gt;@mdidomenico4&lt;/a&gt;,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;That's good news, just to let you know if you need further help, please check the following regarding FPGA:&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;STRONG class="sub_section_element_selectors"&gt;FPGA community forums and blogs have moved to the&lt;SPAN class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;A class="sub_section_element_selectors" href="https://community.altera.com/" target="_blank" rel="nofollow noopener noreferrer"&gt;Altera Community&lt;/A&gt;. Existing Intel Community members can sign in with their current credentials.&lt;/STRONG&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/266977" target="_blank" rel="noopener"&gt;@Diego_INTEL&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 09 Jan 2026 17:20:28 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/programming-failed-cyclone-10-lp/m-p/1733044#M1249</guid>
      <dc:creator>Diego_INTEL</dc:creator>
      <dc:date>2026-01-09T17:20:28Z</dc:date>
    </item>
  </channel>
</rss>

