<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: The Processor D-1559 power rails ( PVCCIN , PDDQ,P1V05 ) are required for SVID control or any exemptions is there for particular power rail. in Embedded Server</title>
    <link>https://community.intel.com/t5/Embedded-Server/The-Processor-D-1559-power-rails-PVCCIN-PDDQ-P1V05-are-required/m-p/713700#M452</link>
    <description>&lt;P&gt;Hello Kumaran,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am going to proceed and move your thread to the &lt;A href="https://forums.intel.com/s/topic/0TO0P00000018NJWAY/embedded-xeon" target="_self" alt="https://forums.intel.com/s/topic/0TO0P00000018NJWAY/embedded-xeon"&gt;Embedded Community&lt;/A&gt; and an Intel dedicated team will continue further assisting you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Sergio S.&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;P&gt;A Contingent Worker at Intel&lt;/P&gt;</description>
    <pubDate>Wed, 11 Sep 2019 06:36:01 GMT</pubDate>
    <dc:creator>SergioS_Intel</dc:creator>
    <dc:date>2019-09-11T06:36:01Z</dc:date>
    <item>
      <title>The Processor D-1559 power rails ( PVCCIN , PDDQ,P1V05 ) are required for SVID control or any exemptions is there for particular power rail.</title>
      <link>https://community.intel.com/t5/Embedded-Server/The-Processor-D-1559-power-rails-PVCCIN-PDDQ-P1V05-are-required/m-p/713699#M451</link>
      <description />
      <pubDate>Tue, 10 Sep 2019 16:18:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/The-Processor-D-1559-power-rails-PVCCIN-PDDQ-P1V05-are-required/m-p/713699#M451</guid>
      <dc:creator>KMANO3</dc:creator>
      <dc:date>2019-09-10T16:18:01Z</dc:date>
    </item>
    <item>
      <title>Re: The Processor D-1559 power rails ( PVCCIN , PDDQ,P1V05 ) are required for SVID control or any exemptions is there for particular power rail.</title>
      <link>https://community.intel.com/t5/Embedded-Server/The-Processor-D-1559-power-rails-PVCCIN-PDDQ-P1V05-are-required/m-p/713700#M452</link>
      <description>&lt;P&gt;Hello Kumaran,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am going to proceed and move your thread to the &lt;A href="https://forums.intel.com/s/topic/0TO0P00000018NJWAY/embedded-xeon" target="_self" alt="https://forums.intel.com/s/topic/0TO0P00000018NJWAY/embedded-xeon"&gt;Embedded Community&lt;/A&gt; and an Intel dedicated team will continue further assisting you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Sergio S.&lt;/P&gt;&lt;P&gt;Intel Customer Support Technician&lt;/P&gt;&lt;P&gt;A Contingent Worker at Intel&lt;/P&gt;</description>
      <pubDate>Wed, 11 Sep 2019 06:36:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/The-Processor-D-1559-power-rails-PVCCIN-PDDQ-P1V05-are-required/m-p/713700#M452</guid>
      <dc:creator>SergioS_Intel</dc:creator>
      <dc:date>2019-09-11T06:36:01Z</dc:date>
    </item>
    <item>
      <title>Re: The Processor D-1559 power rails ( PVCCIN , PDDQ,P1V05 ) are required for SVID control or any exemptions is there for particular power rail.</title>
      <link>https://community.intel.com/t5/Embedded-Server/The-Processor-D-1559-power-rails-PVCCIN-PDDQ-P1V05-are-required/m-p/713701#M453</link>
      <description>&lt;P&gt;Hello, &lt;A href="https://community.intel.com/sfdc-users/KMANO3"&gt;@KMANO3&lt;/A&gt;​:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The information that may answer your questions can be found in  sections 18.2.9,  5.5.2, 18.4.1, 18.6, 18.2.4, 18.2.11,  and 18.3.1;  also Tables 18-26,  18-30, 18-31 and 18-32; on pages 127, 352, 353, 356, 357, 359,  360, 362 through 366, 368, 372 through 374 of the Grangeville with Intel(R) Xeon(R) Processor D-1500 Product Family Platform Design Guide (PDG) [Revision 2.2, September 2017] document # 543438 This document can be found when you are logged into your Resource &amp;amp; Design Center (RDC) privileged account at the following websites:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.intel.com/cd/edesign/library/asmo-na/eng/543438.htm"&gt;http://www.intel.com/cd/edesign/library/asmo-na/eng/543438.htm&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The RDC Account Support form is the channel to process your account update request and any inconvenience related to the cited sites. It can be found at:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/forms/design/contact-support.html"&gt;https://www.intel.com/content/www/us/en/forms/design/contact-support.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt; &lt;A href="https://community.intel.com/sfdc-users/Mæcenas_INTEL"&gt;@Mæcenas_INTEL&lt;/A&gt;​.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 12 Sep 2019 04:54:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Server/The-Processor-D-1559-power-rails-PVCCIN-PDDQ-P1V05-are-required/m-p/713701#M453</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2019-09-12T04:54:25Z</dc:date>
    </item>
  </channel>
</rss>

