<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Atom E39xx boot flash selection in Embedded Intel Atom® Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237102#M1826</link>
    <description>&lt;P&gt;Hello, Leecat and PdT:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your updates.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is important to let you know that in some occasions SPI part does not require a Quad Enable bit to be set, either because Quad is not supported or because the manufacturer permanently enables Quad capability (e.g. Micron, Numonyx).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, we suggest you review sections 3.1 and 4.1.7.2, on pages 17, 18, 19, and 33 of the &lt;A href="https://cdrd.intel.com/v1/dl/getcontent/559702"&gt;https://cdrd.intel.com/v1/dl/getcontent/559702&lt;/A&gt; Apollo Lake SoC SPI and Signed Master Image Profile (SMIP) Programming Guide document # 559702, where you find guidelines that should answer your questions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We hope that this information may help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
    <pubDate>Fri, 02 Feb 2018 16:25:22 GMT</pubDate>
    <dc:creator>CarlosAM_INTEL</dc:creator>
    <dc:date>2018-02-02T16:25:22Z</dc:date>
    <item>
      <title>Atom E39xx boot flash selection</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237098#M1822</link>
      <description>&lt;P&gt;Can the SoC E39xx boot from single, dual and/or quad SPI device? Will the SoC recognize device type/configuration (from SPI memory OTP) automatically? &lt;/P&gt;</description>
      <pubDate>Thu, 01 Feb 2018 10:34:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237098#M1822</guid>
      <dc:creator>LeonYv</dc:creator>
      <dc:date>2018-02-01T10:34:01Z</dc:date>
    </item>
    <item>
      <title>Re: Atom E39xx boot flash selection</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237099#M1823</link>
      <description>&lt;P&gt;Hello, Leecat :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The information that may help you is stated on page 19 of the &lt;A href="https://cdrd.intel.com/v1/dl/getcontent/564344"&gt;https://cdrd.intel.com/v1/dl/getcontent/564344&lt;/A&gt; Apollo Lake Platform Component List (PCL) document #  564344.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We hope that this information may help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
      <pubDate>Thu, 01 Feb 2018 18:12:14 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237099#M1823</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-02-01T18:12:14Z</dc:date>
    </item>
    <item>
      <title>Re: Atom E39xx boot flash selection</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237100#M1824</link>
      <description>&lt;P&gt;Hi Carlos&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If a QUAD SPI physical device is used, can it be set-up to boot in single-bit SPI mode as well OR must it be used in 4-bit mode ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Piet&lt;/P&gt;</description>
      <pubDate>Fri, 02 Feb 2018 07:19:23 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237100#M1824</guid>
      <dc:creator>PDu_T</dc:creator>
      <dc:date>2018-02-02T07:19:23Z</dc:date>
    </item>
    <item>
      <title>Re: Atom E39xx boot flash selection</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237101#M1825</link>
      <description>&lt;P&gt;Hi Carlos,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your reply, but, unfortunately, the doc you mentioned doesn't give any info in regard to my question. I will try to re-phrase it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are planning to use W25Q128FWSIQ, which is in the referenced PCL. We may also to use Micron devices, but it's not my question. I will refer to Winbond W25Q128FWSIQ.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The flash device can be configured to be used in one of 3 modes:  SPI, dual-SPI or quad-SPI. To be more accurate it can be used in the 4th mode as well: QPI, but I don't think the QPI will be supported by SoC.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does the flash device need to be configured to one of the modes mentioned above to boot from it? Or, otherwise, will the SoC re-configure the FAST_SPI controller itself according to any of the mentioned flash memory configurations?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind Regards&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Leon&lt;/P&gt;</description>
      <pubDate>Fri, 02 Feb 2018 09:09:04 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237101#M1825</guid>
      <dc:creator>LeonYv</dc:creator>
      <dc:date>2018-02-02T09:09:04Z</dc:date>
    </item>
    <item>
      <title>Re: Atom E39xx boot flash selection</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237102#M1826</link>
      <description>&lt;P&gt;Hello, Leecat and PdT:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your updates.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is important to let you know that in some occasions SPI part does not require a Quad Enable bit to be set, either because Quad is not supported or because the manufacturer permanently enables Quad capability (e.g. Micron, Numonyx).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, we suggest you review sections 3.1 and 4.1.7.2, on pages 17, 18, 19, and 33 of the &lt;A href="https://cdrd.intel.com/v1/dl/getcontent/559702"&gt;https://cdrd.intel.com/v1/dl/getcontent/559702&lt;/A&gt; Apollo Lake SoC SPI and Signed Master Image Profile (SMIP) Programming Guide document # 559702, where you find guidelines that should answer your questions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We hope that this information may help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
      <pubDate>Fri, 02 Feb 2018 16:25:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-E39xx-boot-flash-selection/m-p/237102#M1826</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-02-02T16:25:22Z</dc:date>
    </item>
  </channel>
</rss>

