<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Apollo Lake LPDDR4 memory size in Embedded Intel Atom® Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240922#M1910</link>
    <description>&lt;P&gt;Hello, wayneh:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In order to be on the same page, could you please tell us if the affected is a third-party design or it has been developed by you? In case that it is a third-party device, could you please give us all the information related to it?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Could you please clarify if your last question is based on the suggested information?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wating for your reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
    <pubDate>Mon, 18 Jun 2018 23:41:22 GMT</pubDate>
    <dc:creator>CarlosAM_INTEL</dc:creator>
    <dc:date>2018-06-18T23:41:22Z</dc:date>
    <item>
      <title>Apollo Lake LPDDR4 memory size</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240919#M1907</link>
      <description>&lt;P&gt;Depend on the below table LPDDR4 configuration 3 that CH2 and CH3 unpopulated , Can APL platform support 8GB memory size if &lt;/P&gt;&lt;P&gt;CH0 and CH1 populated 4GB LPDDR4 device ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jun 2018 11:13:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240919#M1907</guid>
      <dc:creator>WHsia</dc:creator>
      <dc:date>2018-06-14T11:13:12Z</dc:date>
    </item>
    <item>
      <title>Re: Apollo Lake LPDDR4 memory size</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240920#M1908</link>
      <description>&lt;P&gt;Hello, wayneh:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please refer to the information stated in Table 3-2, on page 67 of the &lt;A href="https://cdrdv2.intel.com/v1/dl/getContent/557555"&gt;https://cdrdv2.intel.com/v1/dl/getContent/557555&lt;/A&gt; Apollo Lake External Design Specification (EDS) Volume 1 of 4 document #  557555.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is accessible when you are logged into your Resource &amp;amp; Design Center (RDC) privileged account. It can be requested by filling out the RDC Account Support form.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We hope that this information may help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
      <pubDate>Thu, 14 Jun 2018 20:41:55 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240920#M1908</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-06-14T20:41:55Z</dc:date>
    </item>
    <item>
      <title>Re: Apollo Lake LPDDR4 memory size</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240921#M1909</link>
      <description>&lt;P&gt;Hi Sir,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; So, two Channels couldn't  support 8GB memory size LPDDR4  , is right ?&lt;/P&gt;</description>
      <pubDate>Fri, 15 Jun 2018 03:26:07 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240921#M1909</guid>
      <dc:creator>WHsia</dc:creator>
      <dc:date>2018-06-15T03:26:07Z</dc:date>
    </item>
    <item>
      <title>Re: Apollo Lake LPDDR4 memory size</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240922#M1910</link>
      <description>&lt;P&gt;Hello, wayneh:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In order to be on the same page, could you please tell us if the affected is a third-party design or it has been developed by you? In case that it is a third-party device, could you please give us all the information related to it?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Could you please clarify if your last question is based on the suggested information?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wating for your reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
      <pubDate>Mon, 18 Jun 2018 23:41:22 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Apollo-Lake-LPDDR4-memory-size/m-p/240922#M1910</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-06-18T23:41:22Z</dc:date>
    </item>
  </channel>
</rss>

