<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Baytrail + coreboot + Tianocore information request. in Embedded Intel Atom® Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Baytrail-coreboot-Tianocore-information-request/m-p/242220#M1937</link>
    <description>&lt;P&gt;This request was intended for the Intel's Firmware support team but&lt;/P&gt;&lt;P&gt;they never replied to my requests from months ago neither this one, not even&lt;/P&gt;&lt;P&gt;an automated confirmation reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So, I hope anyone of you can help me or redirect me to someone else (who really can do that).&lt;/P&gt;&lt;P&gt;This is the letter I sent to them:&lt;/P&gt;&lt;P&gt;-----------------------------------------&lt;/P&gt;&lt;P&gt;Dear Firmware support team:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Actually I am interested in creating a full featured firmware based in coreboot + tianocore.&lt;/P&gt;&lt;P&gt;The coreboot initialization stage is almost ready.&lt;/P&gt;&lt;P&gt;My system is based on SOC Baytrail E3845&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am already running tianocore but I would like to configure it properly.&lt;/P&gt;&lt;P&gt;I am would like to learn how to make tianocore to:&lt;/P&gt;&lt;P&gt;1.- Save the boot (and other) settings to NVS or CMOS.&lt;/P&gt;&lt;P&gt;2.- Scan for bootable partitions and USB drives.&lt;/P&gt;&lt;P&gt;3.- To get the ability to do secure boot.&lt;/P&gt;&lt;P&gt;4.- How to handle hardware TPM&lt;/P&gt;&lt;P&gt;5.- To create applications.&lt;/P&gt;&lt;P&gt;6.- If possible to also learn how to add a CSM module to be able to boot Legacy partitions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This information is scarce and confusing on the internet and this is why I need help.&lt;/P&gt;&lt;P&gt;I use Linux Fedora but also can use Windows.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please give me guidance on those issues or/and point me to the right literature/information.&lt;/P&gt;&lt;P&gt;I already have privileged account with intel.&lt;/P&gt;&lt;P&gt;Thank you in advance.&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------&lt;/P&gt;</description>
    <pubDate>Wed, 11 Jul 2018 17:58:18 GMT</pubDate>
    <dc:creator>JTruj2</dc:creator>
    <dc:date>2018-07-11T17:58:18Z</dc:date>
    <item>
      <title>Baytrail + coreboot + Tianocore information request.</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Baytrail-coreboot-Tianocore-information-request/m-p/242220#M1937</link>
      <description>&lt;P&gt;This request was intended for the Intel's Firmware support team but&lt;/P&gt;&lt;P&gt;they never replied to my requests from months ago neither this one, not even&lt;/P&gt;&lt;P&gt;an automated confirmation reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So, I hope anyone of you can help me or redirect me to someone else (who really can do that).&lt;/P&gt;&lt;P&gt;This is the letter I sent to them:&lt;/P&gt;&lt;P&gt;-----------------------------------------&lt;/P&gt;&lt;P&gt;Dear Firmware support team:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Actually I am interested in creating a full featured firmware based in coreboot + tianocore.&lt;/P&gt;&lt;P&gt;The coreboot initialization stage is almost ready.&lt;/P&gt;&lt;P&gt;My system is based on SOC Baytrail E3845&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am already running tianocore but I would like to configure it properly.&lt;/P&gt;&lt;P&gt;I am would like to learn how to make tianocore to:&lt;/P&gt;&lt;P&gt;1.- Save the boot (and other) settings to NVS or CMOS.&lt;/P&gt;&lt;P&gt;2.- Scan for bootable partitions and USB drives.&lt;/P&gt;&lt;P&gt;3.- To get the ability to do secure boot.&lt;/P&gt;&lt;P&gt;4.- How to handle hardware TPM&lt;/P&gt;&lt;P&gt;5.- To create applications.&lt;/P&gt;&lt;P&gt;6.- If possible to also learn how to add a CSM module to be able to boot Legacy partitions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This information is scarce and confusing on the internet and this is why I need help.&lt;/P&gt;&lt;P&gt;I use Linux Fedora but also can use Windows.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please give me guidance on those issues or/and point me to the right literature/information.&lt;/P&gt;&lt;P&gt;I already have privileged account with intel.&lt;/P&gt;&lt;P&gt;Thank you in advance.&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Wed, 11 Jul 2018 17:58:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Baytrail-coreboot-Tianocore-information-request/m-p/242220#M1937</guid>
      <dc:creator>JTruj2</dc:creator>
      <dc:date>2018-07-11T17:58:18Z</dc:date>
    </item>
    <item>
      <title>Re: Baytrail + coreboot + Tianocore information request.</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Baytrail-coreboot-Tianocore-information-request/m-p/242221#M1938</link>
      <description>&lt;P&gt;Hello RTS_JT&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am assuming that what you mean by Using Coreboot with TianoCore is that you want to Create create an EDKII Tianocore Image and use it as payload for your platform?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I can provide some documentation that might be useful for your case:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regarding CSM module you might find this useful: Sea BIOS can be configured as a CSM module to be integrated with EDKII: &lt;A href="https://www.seabios.org/Build_overview#"&gt;https://www.seabios.org/Build_overview#&lt;/A&gt; Build_as_a_UEFI_Compatibility_Support_Module_.28CSM.29 &lt;A href="https://www.seabios.org/Build_overview#"&gt;https://www.seabios.org/Build_overview#&lt;/A&gt; Build_as_a_UEFI_Compatibility_Support_Module_.28CSM.29 &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Here you can find additional documentation about Tiano Core:&lt;/P&gt;&lt;P&gt;I specially recommend the Beyond BIOS documents as they explain many topics including TPM&lt;/P&gt;&lt;P&gt;Tiano Core Basic documentation: &lt;A href="https://github.com/tianocore/tianocore.github.io/wiki/EDK-II-User-Documentation"&gt;https://github.com/tianocore/tianocore.github.io/wiki/EDK-II-User-Documentation&lt;/A&gt; EDK II User Documentation · tianocore/&lt;A href="http://tianocore.github.io"&gt;tianocore.github.io&lt;/A&gt; Wiki · GitHub &lt;/P&gt;&lt;P&gt;Tiano Core White Papers: &lt;A href="https://github.com/tianocore/tianocore.github.io/wiki/EDK-II-white-papers"&gt;https://github.com/tianocore/tianocore.github.io/wiki/EDK-II-white-papers&lt;/A&gt; EDK II white papers · tianocore/&lt;A href="http://tianocore.github.io"&gt;tianocore.github.io&lt;/A&gt; Wiki · GitHub &lt;/P&gt;&lt;P&gt;Here is more information regarding TPM: &lt;A href="https://firmware.intel.com/sites/default/files/resources/A_Tour_Beyond_BIOS_Implementing_TPM2_Support_in_EDKII.pdf"&gt;https://firmware.intel.com/sites/default/files/resources/A_Tour_Beyond_BIOS_Implementing_TPM2_Support_in_EDKII.pdf&lt;/A&gt; &lt;A href="https://firmware.intel.com/sites/default/files/resources/A_Tour_Beyond_BIOS_Implementing_TPM2_Support_in_EDKII.pdf"&gt;https://firmware.intel.com/sites/default/files/resources/A_Tour_Beyond_BIOS_Implementing_TPM2_Support_in_EDKII.pdf&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I also suggest to suscribe to the Tiano Core Developers mailing list: &lt;A href="http://sourceforge.net/apps/mediawiki/tianocore/index.php?title=Mailing_Lists"&gt;http://sourceforge.net/apps/mediawiki/tianocore/index.php?title=Mailing_Lists&lt;/A&gt; &lt;A href="http://sourceforge.net/apps/mediawiki/tianocore/index.php?title=Mailing_Lists"&gt;http://sourceforge.net/apps/mediawiki/tianocore/index.php?title=Mailing_Lists&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope this information is useful for your case.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Adolfo Sanchez&lt;/P&gt;</description>
      <pubDate>Wed, 11 Jul 2018 23:55:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Baytrail-coreboot-Tianocore-information-request/m-p/242221#M1938</guid>
      <dc:creator>Adolfo_S_Intel</dc:creator>
      <dc:date>2018-07-11T23:55:59Z</dc:date>
    </item>
    <item>
      <title>Re: Baytrail + coreboot + Tianocore information request.</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Baytrail-coreboot-Tianocore-information-request/m-p/242222#M1939</link>
      <description>&lt;P&gt;Thanks a lot Adolfo, your assumption was correct, I'll check it out.&lt;/P&gt;</description>
      <pubDate>Thu, 12 Jul 2018 07:15:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Baytrail-coreboot-Tianocore-information-request/m-p/242222#M1939</guid>
      <dc:creator>JTruj2</dc:creator>
      <dc:date>2018-07-12T07:15:30Z</dc:date>
    </item>
  </channel>
</rss>

