<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Trying PLEVT at cannon lake platform in Embedded Intel Atom® Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251222#M2500</link>
    <description>&lt;P&gt;Hello Carlos,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I understood it.&lt;/P&gt;&lt;P&gt;I'm going to request by filling out the &lt;A href="https://www.intel.com/content/www/us/en/secure/forms/design-assistance.html"&gt;https://www.intel.com/content/www/us/en/secure/forms/design-assistance.html&lt;/A&gt; Embedded Design Assistance form.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for careful support~.&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Mao&lt;/P&gt;</description>
    <pubDate>Thu, 30 Aug 2018 00:03:35 GMT</pubDate>
    <dc:creator>MNaka7</dc:creator>
    <dc:date>2018-08-30T00:03:35Z</dc:date>
    <item>
      <title>Trying PLEVT at cannon lake platform</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251218#M2496</link>
      <description>&lt;P&gt;Hello all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I trying PLEVT (Ver 1_13_1) at cannon lake platform.&lt;/P&gt;&lt;P&gt;However I can not indicate test menus.&lt;/P&gt;&lt;P&gt;Does know that PLEVT supposed to cannon lake platform?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks a lot.&lt;/P&gt;&lt;P&gt;Mao&lt;/P&gt;</description>
      <pubDate>Tue, 28 Aug 2018 05:00:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251218#M2496</guid>
      <dc:creator>MNaka7</dc:creator>
      <dc:date>2018-08-28T05:00:01Z</dc:date>
    </item>
    <item>
      <title>Re: Trying PLEVT at cannon lake platform</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251219#M2497</link>
      <description>&lt;P&gt;Hello, Mao_Nakabayashi:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In order to be on the page, could you please let us know the part numbers and SKUs of the processors and chipsets related to your question.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Waiting for your reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
      <pubDate>Tue, 28 Aug 2018 21:11:27 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251219#M2497</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-08-28T21:11:27Z</dc:date>
    </item>
    <item>
      <title>Re: Trying PLEVT at cannon lake platform</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251220#M2498</link>
      <description>&lt;P&gt;Hello Carlos,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Currently,&lt;/P&gt;&lt;P&gt;I'm going to use 2 platforms (CFL-H &amp;amp; WHL-U).&lt;/P&gt;&lt;P&gt;Considering the using CPU, the title may not have been suitable.&lt;/P&gt;&lt;P&gt;I provide you more detail of using.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. CFL-H&lt;/P&gt;&lt;P&gt;CPU: Ci7-8750H (MP)&lt;/P&gt;&lt;P&gt;PCH: HM370&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2. WHL-U&lt;/P&gt;&lt;P&gt;Ci3-8145U (MP)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Mao&lt;/P&gt;</description>
      <pubDate>Wed, 29 Aug 2018 00:04:34 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251220#M2498</guid>
      <dc:creator>MNaka7</dc:creator>
      <dc:date>2018-08-29T00:04:34Z</dc:date>
    </item>
    <item>
      <title>Re: Trying PLEVT at cannon lake platform</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251221#M2499</link>
      <description>&lt;P&gt;Hello, Mao_Nakabayashi :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The &lt;A href="https://ark.intel.com/products/149090/Intel-Core-i3-8145U-Processor-4M-Cache-up-to-3_90-GHz"&gt;https://ark.intel.com/products/149090/Intel-Core-i3-8145U-Processor-4M-Cache-up-to-3_90-GHz&lt;/A&gt; Intel(R) Core(TM) i3-8145U and &lt;A href="https://ark.intel.com/products/134906/Intel-Core-i7-8750H-Processor-9M-Cache-up-to-4_10-GHz"&gt;https://ark.intel.com/products/134906/Intel-Core-i7-8750H-Processor-9M-Cache-up-to-4_10-GHz&lt;/A&gt; Intel(R) Core(TM) i7-8750H are non-embedded processors, which are unsupported through this channel.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, in order to help you, we suggest you address your request by filling out the &lt;A href="https://www.intel.com/content/www/us/en/secure/forms/design-assistance.html"&gt;https://www.intel.com/content/www/us/en/secure/forms/design-assistance.html&lt;/A&gt; Embedded Design Assistance form.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We hope that this information may help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
      <pubDate>Wed, 29 Aug 2018 16:29:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251221#M2499</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-08-29T16:29:49Z</dc:date>
    </item>
    <item>
      <title>Re: Trying PLEVT at cannon lake platform</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251222#M2500</link>
      <description>&lt;P&gt;Hello Carlos,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I understood it.&lt;/P&gt;&lt;P&gt;I'm going to request by filling out the &lt;A href="https://www.intel.com/content/www/us/en/secure/forms/design-assistance.html"&gt;https://www.intel.com/content/www/us/en/secure/forms/design-assistance.html&lt;/A&gt; Embedded Design Assistance form.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for careful support~.&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Mao&lt;/P&gt;</description>
      <pubDate>Thu, 30 Aug 2018 00:03:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Trying-PLEVT-at-cannon-lake-platform/m-p/251222#M2500</guid>
      <dc:creator>MNaka7</dc:creator>
      <dc:date>2018-08-30T00:03:35Z</dc:date>
    </item>
  </channel>
</rss>

