<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Debug Port for Atom Apollo lake documenation in Embedded Intel Atom® Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554630#M3398</link>
    <description>&lt;P&gt;​Hello, &lt;A href="https://community.intel.com/sfdc-users/EVOLK"&gt;@EVOLK&lt;/A&gt;​&amp;nbsp;:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks for you reply.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In order to help you properly, we suggest address this kind of questions&amp;nbsp;to the email address: &lt;A href="mailto:designintools@intel.com"&gt;designintools@intel.com&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We hope that this information may help you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.intel.com/sfdc-users/Mæcenas_INTEL"&gt;@Mæcenas_INTEL&lt;/A&gt;​.&lt;/P&gt;</description>
    <pubDate>Wed, 19 Dec 2018 02:24:38 GMT</pubDate>
    <dc:creator>CarlosAM_INTEL</dc:creator>
    <dc:date>2018-12-19T02:24:38Z</dc:date>
    <item>
      <title>Debug Port for Atom Apollo lake documenation</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554627#M3395</link>
      <description>&lt;P&gt;Hello. &lt;/P&gt;&lt;P&gt;In my custom board, i can not use MIPI-60 connector, due to size limitations. &lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Maybe there is a document that describes the signals of the debug port, and the minimum requirements? Maybe not all signals are needed for debugging?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 18 Dec 2018 22:00:41 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554627#M3395</guid>
      <dc:creator>EVOLK</dc:creator>
      <dc:date>2018-12-18T22:00:41Z</dc:date>
    </item>
    <item>
      <title>Re: Debug Port for Atom Apollo lake documenation</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554628#M3396</link>
      <description>&lt;P&gt;​Hello, &lt;A href="https://community.intel.com/sfdc-users/EVOLK"&gt;@EVOLK&lt;/A&gt;​&amp;nbsp;:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In order to be on the same page, could you please clarify if the project related to this consultation has been designed by you or a third-party company? In case that it is a third-party one, could you please give us all the information related to it?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Waiting for the information that should answer these questions.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.intel.com/sfdc-users/Mæcenas_INTEL"&gt;@Mæcenas_INTEL&lt;/A&gt;​&amp;nbsp;.&lt;/P&gt;</description>
      <pubDate>Wed, 19 Dec 2018 00:32:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554628#M3396</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-12-19T00:32:18Z</dc:date>
    </item>
    <item>
      <title>Re: Debug Port for Atom Apollo lake documenation</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554629#M3397</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Yes, i deigned this project.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 19 Dec 2018 01:19:36 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554629#M3397</guid>
      <dc:creator>EVOLK</dc:creator>
      <dc:date>2018-12-19T01:19:36Z</dc:date>
    </item>
    <item>
      <title>Re: Debug Port for Atom Apollo lake documenation</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554630#M3398</link>
      <description>&lt;P&gt;​Hello, &lt;A href="https://community.intel.com/sfdc-users/EVOLK"&gt;@EVOLK&lt;/A&gt;​&amp;nbsp;:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks for you reply.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In order to help you properly, we suggest address this kind of questions&amp;nbsp;to the email address: &lt;A href="mailto:designintools@intel.com"&gt;designintools@intel.com&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We hope that this information may help you.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.intel.com/sfdc-users/Mæcenas_INTEL"&gt;@Mæcenas_INTEL&lt;/A&gt;​.&lt;/P&gt;</description>
      <pubDate>Wed, 19 Dec 2018 02:24:38 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Debug-Port-for-Atom-Apollo-lake-documenation/m-p/554630#M3398</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-12-19T02:24:38Z</dc:date>
    </item>
  </channel>
</rss>

