<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Atom supports DDR3 w/ECC in Embedded Intel Atom® Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193632#M379</link>
    <description>&lt;P&gt;Hello Quinn&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As you can also check on the Atom E38XX series &lt;A href="http://www.intel.com/content/dam/www/public/us/en/documents/platform-briefs/atom-processor-e3800-platform-brief.pdf"&gt;http://www.intel.com/content/dam/www/public/us/en/documents/platform-briefs/atom-processor-e3800-platform-brief.pdf&lt;/A&gt; Product Brief  (page 4), the E3825 also supports ECC.&lt;/P&gt;&lt;P&gt;The reason the Datasheets talks about Channel 0 and Channel 1 signals is because it was written to cover all the E3800 series.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Adolfo.&lt;/P&gt;</description>
    <pubDate>Wed, 29 Jul 2015 20:04:59 GMT</pubDate>
    <dc:creator>Adolfo_S_Intel</dc:creator>
    <dc:date>2015-07-29T20:04:59Z</dc:date>
    <item>
      <title>Atom supports DDR3 w/ECC</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193629#M376</link>
      <description>&lt;P&gt;Can someone please help me to clarify if Atom E3825 supporting DDR3 with ECC?  When I used Intel Embedded Board Planner tool which shows E3825 is non-ECC but the comparison from this link shows all Atom supports DDR3 w/ ECC &lt;A href="http://ark.intel.com/compare/78478,78477,78474,78476,85475"&gt;http://ark.intel.com/compare/78478,78477,78474,78476,85475&lt;/A&gt; &lt;A href="http://ark.intel.com/compare/78478,78477,78474,78476,85475"&gt;http://ark.intel.com/compare/78478,78477,78474,78476,85475&lt;/A&gt;.  Which one is correct?  The E3800 datasheet does not mention of ECC only being supported on certain processors. &lt;/P&gt;</description>
      <pubDate>Tue, 28 Jul 2015 20:45:13 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193629#M376</guid>
      <dc:creator>QDinh</dc:creator>
      <dc:date>2015-07-28T20:45:13Z</dc:date>
    </item>
    <item>
      <title>Re: Atom supports DDR3 w/ECC</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193630#M377</link>
      <description>&lt;P&gt;Hello Quinn&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is from the&lt;A href="https://www-ssl.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html"&gt;https://www-ssl.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html&lt;/A&gt;  E3800 Datasheet revision 3.6, section 12.1.1 ECC Support:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;
&lt;P&gt;The system memory controller supports ECC. When ECC is enabled, only Memory&lt;/P&gt;
&lt;P&gt;Channel 0 will be active. Memory Channel 1 will be disabled and used for the ECC data&lt;/P&gt;
&lt;P&gt;signals. Signals on Memory Channel 1 not used for ECC will be tri-stated.&lt;/P&gt;
&lt;P&gt;&lt;/P&gt;&lt;P&gt;So ECC it is supported, the issue with the Board Planner should be reported.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Adolfo&lt;/P&gt;</description>
      <pubDate>Tue, 28 Jul 2015 21:15:36 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193630#M377</guid>
      <dc:creator>Adolfo_S_Intel</dc:creator>
      <dc:date>2015-07-28T21:15:36Z</dc:date>
    </item>
    <item>
      <title>Re: Atom supports DDR3 w/ECC</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193631#M378</link>
      <description>&lt;P&gt;Hi AdolfoS, &lt;/P&gt;&lt;P&gt;E3825 or lower only supports single channel memory per datasheet.  Is ECC still applied?  The pins are still there but datasheet doesn't mention about if ECC mux is still available.  I think both EBD and datasheet need to be updated.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Quinn&lt;/P&gt;</description>
      <pubDate>Tue, 28 Jul 2015 21:30:16 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193631#M378</guid>
      <dc:creator>QDinh</dc:creator>
      <dc:date>2015-07-28T21:30:16Z</dc:date>
    </item>
    <item>
      <title>Re: Atom supports DDR3 w/ECC</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193632#M379</link>
      <description>&lt;P&gt;Hello Quinn&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As you can also check on the Atom E38XX series &lt;A href="http://www.intel.com/content/dam/www/public/us/en/documents/platform-briefs/atom-processor-e3800-platform-brief.pdf"&gt;http://www.intel.com/content/dam/www/public/us/en/documents/platform-briefs/atom-processor-e3800-platform-brief.pdf&lt;/A&gt; Product Brief  (page 4), the E3825 also supports ECC.&lt;/P&gt;&lt;P&gt;The reason the Datasheets talks about Channel 0 and Channel 1 signals is because it was written to cover all the E3800 series.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Adolfo.&lt;/P&gt;</description>
      <pubDate>Wed, 29 Jul 2015 20:04:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193632#M379</guid>
      <dc:creator>Adolfo_S_Intel</dc:creator>
      <dc:date>2015-07-29T20:04:59Z</dc:date>
    </item>
    <item>
      <title>Re: Atom supports DDR3 w/ECC</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193633#M380</link>
      <description>&lt;P&gt;Hello, Quinn and greggzeutzius!  Thank you for bringing this to our attention.  The &lt;A href="http://www.intel.com/content/www/us/en/embedded/design-tools/board-planner.html"&gt;http://www.intel.com/content/www/us/en/embedded/design-tools/board-planner.html&lt;/A&gt; Embedded Board Planner (EBP) has now been corrected to show that E3815 and E3825 do in fact support DDR3 with ECC.  The E3815 and E3825 (entry and mid-level) processors support only one memory channel.  Therefore, the error message on the EBP recommends that user to pick any of the other three SKUs (E3826, E3827, or E3845) to utilize two memory channels.&lt;/P&gt;&lt;P&gt;All E38xx series support 1 ECC channel for memory.&lt;/P&gt;&lt;P&gt;The E3805, E3815, and Ed3825 only support 1 channel of NON-ECC.&lt;/P&gt;&lt;P&gt;Then E3826, E3827, and E3846 also support 2 channels of  NON-ECC memory.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a nice day!&lt;/P&gt;&lt;P&gt;LynnZ.&lt;/P&gt;&lt;P&gt;  &lt;/P&gt;</description>
      <pubDate>Tue, 04 Aug 2015 18:05:15 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193633#M380</guid>
      <dc:creator>Natalie_Z_Intel</dc:creator>
      <dc:date>2015-08-04T18:05:15Z</dc:date>
    </item>
    <item>
      <title>Re: Atom supports DDR3 w/ECC</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193634#M381</link>
      <description>&lt;P&gt;Glad to hear that.&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Quinn&lt;/P&gt;</description>
      <pubDate>Wed, 05 Aug 2015 17:44:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/Atom-supports-DDR3-w-ECC/m-p/193634#M381</guid>
      <dc:creator>QDinh</dc:creator>
      <dc:date>2015-08-05T17:44:01Z</dc:date>
    </item>
  </channel>
</rss>

