<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic disabling partial smartcache in Embedded Intel Atom® Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/disabling-partial-smartcache/m-p/1460590#M4926</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Is there a way to disable half of the L2+L3 smartcache on a c3508 cpu? I am evaluating c3308 for one of our product and want to see if we get the sufficicent performance by disabling two cores and 4MB of the 8MB cache.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Shri&lt;/P&gt;</description>
    <pubDate>Wed, 01 Mar 2023 11:39:10 GMT</pubDate>
    <dc:creator>shrishail</dc:creator>
    <dc:date>2023-03-01T11:39:10Z</dc:date>
    <item>
      <title>disabling partial smartcache</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/disabling-partial-smartcache/m-p/1460590#M4926</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Is there a way to disable half of the L2+L3 smartcache on a c3508 cpu? I am evaluating c3308 for one of our product and want to see if we get the sufficicent performance by disabling two cores and 4MB of the 8MB cache.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Shri&lt;/P&gt;</description>
      <pubDate>Wed, 01 Mar 2023 11:39:10 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/disabling-partial-smartcache/m-p/1460590#M4926</guid>
      <dc:creator>shrishail</dc:creator>
      <dc:date>2023-03-01T11:39:10Z</dc:date>
    </item>
    <item>
      <title>Re:disabling partial smartcache</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/disabling-partial-smartcache/m-p/1460796#M4927</link>
      <description>&lt;P&gt;Hello shrishail,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Thank you for posting on the Intel® communities.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Your query will be best answered by our Embedded support team. We will help you to move this post to the designated team to further assist you.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;/P&gt;&lt;P&gt;Victor G. &lt;/P&gt;&lt;P&gt;Intel Technical Support Technician&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Wed, 01 Mar 2023 21:35:41 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/disabling-partial-smartcache/m-p/1460796#M4927</guid>
      <dc:creator>Victor_G_Intel</dc:creator>
      <dc:date>2023-03-01T21:35:41Z</dc:date>
    </item>
    <item>
      <title>Re: disabling partial smartcache</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/disabling-partial-smartcache/m-p/1460846#M4928</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/279482"&gt;@shrishail&lt;/a&gt;:&lt;/P&gt;
&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P&gt;We sent an email to the address related to this account with information that may help you.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/114"&gt;@CarlosAM_INTEL&lt;/a&gt;.&lt;/P&gt;</description>
      <pubDate>Thu, 02 Mar 2023 00:10:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Atom-Processors/disabling-partial-smartcache/m-p/1460846#M4928</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2023-03-02T00:10:25Z</dc:date>
    </item>
  </channel>
</rss>

