<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: High Definition Audio Controller and ALC888 Codec (ICH7) in Embedded Intel® Core™ Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/High-Definition-Audio-Controller-and-ALC888-Codec-ICH7/m-p/229577#M1716</link>
    <description>&lt;P&gt;Now, the same problem comes to me....But I donot know how to solve this.&lt;/P&gt;</description>
    <pubDate>Fri, 01 Mar 2013 04:40:21 GMT</pubDate>
    <dc:creator>FSA</dc:creator>
    <dc:date>2013-03-01T04:40:21Z</dc:date>
    <item>
      <title>High Definition Audio Controller and ALC888 Codec (ICH7)</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/High-Definition-Audio-Controller-and-ALC888-Codec-ICH7/m-p/229576#M1715</link>
      <description>&lt;P&gt;   &lt;/P&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;I try to write simple HD Audio driver for QNX 4.5. I use the 945g chipset (ICH7) with High Definition Controller which is connected to Realtek ALC888 Audio Codec. I only need play one simple wave file using this codec.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;I've initialized controller as is written in Intel® I/O Controller Hub 7 (ICH7) / Intel® High Definition Audio / AC'97 Programmer's Reference Manual (PRM), but unfortunately it doesn't work. The CORB/RIRB mechanism work properly and there is possibility to send and receive data to/from codec. I suppose that OSD0 stream is configured properly too, because the OSD0LPIB register (OSD0 Link Position in Buffer) counts from 0 to value in the Cyclic Buffer Length. On the HD Audio Controller side everything seems all right except one things. Then I run the OSD0 stream (RUN bit in OSD0 Stream Descriptor Control Register) the Received Master Abort (RMA) bit in PCI Status Register is set.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;Have I missed something or maybe I should check something else?&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;I'll be very thankful for any help and hints.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;--&lt;/P&gt;&lt;P&gt;Piotr&lt;/P&gt;</description>
      <pubDate>Tue, 06 Oct 2009 20:38:54 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/High-Definition-Audio-Controller-and-ALC888-Codec-ICH7/m-p/229576#M1715</guid>
      <dc:creator>PPiwk</dc:creator>
      <dc:date>2009-10-06T20:38:54Z</dc:date>
    </item>
    <item>
      <title>Re: High Definition Audio Controller and ALC888 Codec (ICH7)</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/High-Definition-Audio-Controller-and-ALC888-Codec-ICH7/m-p/229577#M1716</link>
      <description>&lt;P&gt;Now, the same problem comes to me....But I donot know how to solve this.&lt;/P&gt;</description>
      <pubDate>Fri, 01 Mar 2013 04:40:21 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/High-Definition-Audio-Controller-and-ALC888-Codec-ICH7/m-p/229577#M1716</guid>
      <dc:creator>FSA</dc:creator>
      <dc:date>2013-03-01T04:40:21Z</dc:date>
    </item>
  </channel>
</rss>

