topic Re: SIO_SPI_1 for UART configuration in Embedded Intel® Core™ Processors

SIO_SPI_1 for UART configuration

yhou1 — Mon, 27 Aug 2018 10:29:14 GMT

Based on Apollo lake SOC which is in MRB board, we want to configure SIO_SPI_1 as one UART port according to the document # 562447 (looks SPI_1 can be set as LPSS_UART3).

however from Intel document # 557555 EDS file: "the SPI functionality of SIO_SPI_1 and SIO_SPI_2 is not POR and these signals can be used as GPIOs ONLY."

Can Intel clarify which one statement is correct ?

thanks.

Re: SIO_SPI_1 for UART configuration

CarlosAM_INTEL — Mon, 27 Aug 2018 20:46:18 GMT

Hello, yong_hou :

Thank you for contacting Intel Embedded Community.

In order to be on the same page, could you please clarify if the cited "MRB Board" has been manufactured by you or a third-party manufacturer? In case that it is from a third-party manufacturer please give us all the information related to it.

By the way, could you please give us the part number and SKU of the processor related to it?

Also, could you please let us know the revision and release date of the cited documents?

Waiting for the information that should answer these questions.

Best regards,

Carlos_A.

Re: SIO_SPI_1 for UART configuration

yhou1 — Tue, 28 Aug 2018 02:02:30 GMT

hello Carlos A:

thanks for the reply, MRB board (Gordon Ridge and Modular Reference Boards) is the Intel reference board. Please know the following board information,

Intel Gordon Ridge BMP Versions

- Intel Part # J24248-400,

- PCB:Fab D and above version

- SOC: APL-I ES2 (B1)

- SKU: high

thanks.

Yong

Re: SIO_SPI_1 for UART configuration

yhou1 — Tue, 28 Aug 2018 02:18:08 GMT

adding some doc# revision information:

- 562447: Revision 0.5

- 557555: Revision 2.2

Re: SIO_SPI_1 for UART configuration

CarlosAM_INTEL — Tue, 28 Aug 2018 20:49:45 GMT

Hello, yong_hou :

Thanks for your updates.

We suggest you use the updated information because it contains corrections that have been found of information stated in the early stages of the platforms.

Due to this fact, the proper information should be the stated in the second note of Table 2.20, on page 40 of the https://cdrdv2.intel.com/v1/dl/getContent/557555 Intel(R) Pentium(R) and Celeron(R) Processor N- and J- Series [Formerly Apollo Lake] External Design Specification [EDS] - Volume 1 of 3, Revision 2.4, May 2017 document # 557555.

It is accessible when you are logged into your Resource & Design Center (RDC) privileged account. It can be requested by filling out the https://www.intel.com/content/www/us/en/forms/design/contact-support.html RDC Account Support form.

We hope that this information may help you.

Best regards,

Carlos_A.

Re: SIO_SPI_1 for UART configuration

UMapl — Wed, 12 Sep 2018 20:17:47 GMT

For Apollo Lake-I, i.e. Atom E3900/A3900 series, the pins can be used in UART mode, as UART3, if muxed as Fn2. See Table 9 of # 558402. I have raised a ticket for the documentation to be updated, which currently does not mention the Fn2 information.

Re: SIO_SPI_1 for UART configuration

yhou1 — Thu, 13 Sep 2018 03:16:57 GMT

@ Ursula

thanks for the confirmation, that clarified my concerns.