<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Reducing FSP performance time in Embedded Intel® Core™ Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252250#M2469</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are building a FSP integrated coreboot image. We are using Intel FSP 2.0.&lt;/P&gt;&lt;P&gt;While booting the coreboot image we get the following FSP performance data logs.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Coreboot FSP Performance Data&lt;/P&gt;&lt;P&gt;ID: 950 - 951: 2347842343 - 2126500026 --&amp;gt; 170ms    &lt;/P&gt;&lt;P&gt;ID: 952 - 953: # ^!1175958314 - 3141289776 --&amp;gt; 1792ms &lt;/P&gt;&lt;P&gt;ID: 954 - 955: # ^!1702555243 - # ^!1465185826 --&amp;gt; 182ms  &lt;/P&gt;&lt;P&gt;ID: 956 - 957: # ^!1094328449 - # ^!1091128442 --&amp;gt; 2ms    &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;ID:952 – 953 is &lt;I&gt;FSP_TEMP_RAM_EXIT &lt;/I&gt;which takes around 1.7 sec. Below are the queries:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;What is happening in FSP_TEMP_RAM_EXIT phase ?&lt;/LI&gt;&lt;LI&gt;Can we reduce this time further ?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please provide your feedback.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;  Antony&lt;/P&gt;</description>
    <pubDate>Mon, 29 Oct 2018 04:45:05 GMT</pubDate>
    <dc:creator>AAbee</dc:creator>
    <dc:date>2018-10-29T04:45:05Z</dc:date>
    <item>
      <title>Reducing FSP performance time</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252250#M2469</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are building a FSP integrated coreboot image. We are using Intel FSP 2.0.&lt;/P&gt;&lt;P&gt;While booting the coreboot image we get the following FSP performance data logs.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Coreboot FSP Performance Data&lt;/P&gt;&lt;P&gt;ID: 950 - 951: 2347842343 - 2126500026 --&amp;gt; 170ms    &lt;/P&gt;&lt;P&gt;ID: 952 - 953: # ^!1175958314 - 3141289776 --&amp;gt; 1792ms &lt;/P&gt;&lt;P&gt;ID: 954 - 955: # ^!1702555243 - # ^!1465185826 --&amp;gt; 182ms  &lt;/P&gt;&lt;P&gt;ID: 956 - 957: # ^!1094328449 - # ^!1091128442 --&amp;gt; 2ms    &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;ID:952 – 953 is &lt;I&gt;FSP_TEMP_RAM_EXIT &lt;/I&gt;which takes around 1.7 sec. Below are the queries:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;What is happening in FSP_TEMP_RAM_EXIT phase ?&lt;/LI&gt;&lt;LI&gt;Can we reduce this time further ?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please provide your feedback.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;  Antony&lt;/P&gt;</description>
      <pubDate>Mon, 29 Oct 2018 04:45:05 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252250#M2469</guid>
      <dc:creator>AAbee</dc:creator>
      <dc:date>2018-10-29T04:45:05Z</dc:date>
    </item>
    <item>
      <title>Re: Reducing FSP performance time</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252251#M2470</link>
      <description>&lt;P&gt;Hello, IntelForum:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We suggest you address this kind of consultations to the channel suggested in the Carlos_A.&lt;/P&gt;</description>
      <pubDate>Mon, 29 Oct 2018 15:39:39 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252251#M2470</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-10-29T15:39:39Z</dc:date>
    </item>
    <item>
      <title>Re: Reducing FSP performance time</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252252#M2471</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Sorry the question we asked earlier and the current question is different. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We would like to reduce the FspTempRamExit time. Is there way to reduce this time?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We studied like that this api will tear down the temporary memory created during TempRamInit phase. Also we studied that we can skip this phase by using the alternate function in coreboot.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is that the way we can reduce this time ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards,&lt;/P&gt;&lt;P&gt;Antony&lt;/P&gt;</description>
      <pubDate>Tue, 30 Oct 2018 09:31:40 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252252#M2471</guid>
      <dc:creator>AAbee</dc:creator>
      <dc:date>2018-10-30T09:31:40Z</dc:date>
    </item>
    <item>
      <title>Re: Reducing FSP performance time</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252253#M2472</link>
      <description>&lt;P&gt;Hello, IntelForum:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We understand that the question in this thread is different than the cited forum, however both are handle through the same channel.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We hope that this clarification may help you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Carlos_A.&lt;/P&gt;</description>
      <pubDate>Tue, 30 Oct 2018 14:16:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Reducing-FSP-performance-time/m-p/252253#M2472</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2018-10-30T14:16:01Z</dc:date>
    </item>
  </channel>
</rss>

