<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Debug version of FSP2.0 for Apollo Lake? in Embedded Intel® Core™ Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Debug-version-of-FSP2-0-for-Apollo-Lake/m-p/674138#M3310</link>
    <description>&lt;P&gt;​Hello, &lt;A href="https://community.intel.com/sfdc-users/nferd"&gt;@nferd&lt;/A&gt;​:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We suggest you verify that the affected implementation fulfills with the requirements and suggestions stated in the Coreboot Apollo Lake Implementation document that can be found at:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.coreboot.org/images/2/23/Apollolake_SoC.pdf"&gt;https://www.coreboot.org/images/2/23/Apollolake_SoC.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is important to let you know that your Coreboot consultations should be addressed as a reference to the channels stated at:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.coreboot.org/consulting.html"&gt;https://www.coreboot.org/consulting.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://ticket.coreboot.org/"&gt;https://ticket.coreboot.org/&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.coreboot.org/Mailinglist"&gt;https://www.coreboot.org/Mailinglist&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We hope that this information is useful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.intel.com/sfdc-users/Mæcenas_INTEL"&gt;@Mæcenas_INTEL&lt;/A&gt;​&amp;nbsp;.&lt;/P&gt;</description>
    <pubDate>Thu, 31 Jan 2019 07:18:38 GMT</pubDate>
    <dc:creator>CarlosAM_INTEL</dc:creator>
    <dc:date>2019-01-31T07:18:38Z</dc:date>
    <item>
      <title>Debug version of FSP2.0 for Apollo Lake?</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Debug-version-of-FSP2-0-for-Apollo-Lake/m-p/674137#M3309</link>
      <description>&lt;P&gt;Hi.&lt;/P&gt;&lt;P&gt;I am working on a coreboot/uboot BIOS for a Leaf Hill CRB. The FSP binary package is from document 566285, and coreboot from document 566288. There is a problem in the call to FspMemoryInit. &lt;/P&gt;&lt;P&gt;Is it possible to obtain a debug version of FSP2.0 with additional debug output? This may to help identify the source of the problem.&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Thu, 31 Jan 2019 04:21:19 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Debug-version-of-FSP2-0-for-Apollo-Lake/m-p/674137#M3309</guid>
      <dc:creator>nferd</dc:creator>
      <dc:date>2019-01-31T04:21:19Z</dc:date>
    </item>
    <item>
      <title>Re: Debug version of FSP2.0 for Apollo Lake?</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Debug-version-of-FSP2-0-for-Apollo-Lake/m-p/674138#M3310</link>
      <description>&lt;P&gt;​Hello, &lt;A href="https://community.intel.com/sfdc-users/nferd"&gt;@nferd&lt;/A&gt;​:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We suggest you verify that the affected implementation fulfills with the requirements and suggestions stated in the Coreboot Apollo Lake Implementation document that can be found at:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.coreboot.org/images/2/23/Apollolake_SoC.pdf"&gt;https://www.coreboot.org/images/2/23/Apollolake_SoC.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It is important to let you know that your Coreboot consultations should be addressed as a reference to the channels stated at:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.coreboot.org/consulting.html"&gt;https://www.coreboot.org/consulting.html&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://ticket.coreboot.org/"&gt;https://ticket.coreboot.org/&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.coreboot.org/Mailinglist"&gt;https://www.coreboot.org/Mailinglist&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We hope that this information is useful.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.intel.com/sfdc-users/Mæcenas_INTEL"&gt;@Mæcenas_INTEL&lt;/A&gt;​&amp;nbsp;.&lt;/P&gt;</description>
      <pubDate>Thu, 31 Jan 2019 07:18:38 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Debug-version-of-FSP2-0-for-Apollo-Lake/m-p/674138#M3310</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2019-01-31T07:18:38Z</dc:date>
    </item>
  </channel>
</rss>

