<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic How to change DDR DQ Drive Strength? in Embedded Intel® Core™ Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/How-to-change-DDR-DQ-Drive-Strength/m-p/1467577#M4506</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;I'm designing a board with a configuration of Alder Lake P(7305E) + DDR4 (Onboard).&lt;BR /&gt;SI Result is no problem, and RMT Result is ALL Pass.&lt;BR /&gt;However, when I measured the waveform of the DDR I/F, the DQ slew rate during Write operation became Fail. It was 12V/ns against the spec 9V/ns (Max).&lt;BR /&gt;I need to weaken the Drive Strength to meet the JEDEC spec, but I don't know how.&lt;/P&gt;
&lt;P&gt;Questions&lt;BR /&gt;1. Is it possible to check the Drive Strength (CPU Ron) from the MRC log?&lt;BR /&gt;2. Is there a way to manually change the Drive Strength?&lt;BR /&gt;3. Will Intel support me if I need to modify the MRC source code?&lt;BR /&gt;4. Is there documentation about MRC? I want to check the settings and training item and algorithm.&lt;/P&gt;
&lt;P&gt;Thanks.&lt;/P&gt;</description>
    <pubDate>Mon, 20 Mar 2023 04:01:58 GMT</pubDate>
    <dc:creator>kwmst</dc:creator>
    <dc:date>2023-03-20T04:01:58Z</dc:date>
    <item>
      <title>How to change DDR DQ Drive Strength?</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/How-to-change-DDR-DQ-Drive-Strength/m-p/1467577#M4506</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;I'm designing a board with a configuration of Alder Lake P(7305E) + DDR4 (Onboard).&lt;BR /&gt;SI Result is no problem, and RMT Result is ALL Pass.&lt;BR /&gt;However, when I measured the waveform of the DDR I/F, the DQ slew rate during Write operation became Fail. It was 12V/ns against the spec 9V/ns (Max).&lt;BR /&gt;I need to weaken the Drive Strength to meet the JEDEC spec, but I don't know how.&lt;/P&gt;
&lt;P&gt;Questions&lt;BR /&gt;1. Is it possible to check the Drive Strength (CPU Ron) from the MRC log?&lt;BR /&gt;2. Is there a way to manually change the Drive Strength?&lt;BR /&gt;3. Will Intel support me if I need to modify the MRC source code?&lt;BR /&gt;4. Is there documentation about MRC? I want to check the settings and training item and algorithm.&lt;/P&gt;
&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Mon, 20 Mar 2023 04:01:58 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/How-to-change-DDR-DQ-Drive-Strength/m-p/1467577#M4506</guid>
      <dc:creator>kwmst</dc:creator>
      <dc:date>2023-03-20T04:01:58Z</dc:date>
    </item>
    <item>
      <title>Re: How to change DDR DQ Drive Strength?</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/How-to-change-DDR-DQ-Drive-Strength/m-p/1467784#M4507</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/231327"&gt;@kwmst&lt;/a&gt;:&lt;/P&gt;
&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P&gt;We sent an email to the address associated with this account with information that may help you.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/114"&gt;@CarlosAM_INTEL&lt;/a&gt;.&lt;/P&gt;</description>
      <pubDate>Mon, 20 Mar 2023 17:38:03 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/How-to-change-DDR-DQ-Drive-Strength/m-p/1467784#M4507</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2023-03-20T17:38:03Z</dc:date>
    </item>
  </channel>
</rss>

