<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Intel Xeon D1712 TR Security in Embedded Intel® Core™ Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Xeon-D1712-TR-Security/m-p/1581471#M5042</link>
    <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/346059"&gt;@Swapna-&lt;/a&gt;:&lt;/P&gt;
&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P&gt;The information that may help you can be found on the following websites:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://cdrdv2-public.intel.com/784473/784473_Intel%20Platform%20Security.pdf" target="_blank"&gt;https://cdrdv2-public.intel.com/784473/784473_Intel%20Platform%20Security.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/products/docs/processors/xeon/platform-firmware-resilience.html" target="_blank"&gt;https://www.intel.com/content/www/us/en/products/docs/processors/xeon/platform-firmware-resilience.html&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/intel/platform-firmware-resiliency" target="_blank"&gt;https://github.com/intel/platform-firmware-resiliency&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/114"&gt;@CarlosAM_INTEL&lt;/a&gt;.&lt;/P&gt;</description>
    <pubDate>Mon, 18 Mar 2024 18:26:18 GMT</pubDate>
    <dc:creator>CarlosAM_INTEL</dc:creator>
    <dc:date>2024-03-18T18:26:18Z</dc:date>
    <item>
      <title>Intel Xeon D1712 TR Security</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Xeon-D1712-TR-Security/m-p/1581402#M5041</link>
      <description>&lt;P class=""&gt;&lt;SPAN class=""&gt;Hi Intel Team,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&amp;nbsp;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Looking for help to implement Platform Root of Trust on intel xeon D 1712 TR processor.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;What is intel platform firmware resilience and how to support it in hardware&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&amp;nbsp;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Could you please let us know where can I find the needed documentation?&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;Swapna&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 18 Mar 2024 14:09:38 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Xeon-D1712-TR-Security/m-p/1581402#M5041</guid>
      <dc:creator>Swapna-</dc:creator>
      <dc:date>2024-03-18T14:09:38Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Xeon D1712 TR Security</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Xeon-D1712-TR-Security/m-p/1581471#M5042</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/346059"&gt;@Swapna-&lt;/a&gt;:&lt;/P&gt;
&lt;P&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P&gt;The information that may help you can be found on the following websites:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://cdrdv2-public.intel.com/784473/784473_Intel%20Platform%20Security.pdf" target="_blank"&gt;https://cdrdv2-public.intel.com/784473/784473_Intel%20Platform%20Security.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/products/docs/processors/xeon/platform-firmware-resilience.html" target="_blank"&gt;https://www.intel.com/content/www/us/en/products/docs/processors/xeon/platform-firmware-resilience.html&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://github.com/intel/platform-firmware-resiliency" target="_blank"&gt;https://github.com/intel/platform-firmware-resiliency&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/114"&gt;@CarlosAM_INTEL&lt;/a&gt;.&lt;/P&gt;</description>
      <pubDate>Mon, 18 Mar 2024 18:26:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Xeon-D1712-TR-Security/m-p/1581471#M5042</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2024-03-18T18:26:18Z</dc:date>
    </item>
  </channel>
</rss>

