<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re:Intel Processor Architecture in Embedded Intel® Core™ Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Processor-Architecture/m-p/1608790#M5199</link>
    <description>&lt;P&gt;Hello NithishJ,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for posting in the community!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;To ensure you receive the most specialized assistance, we have a dedicated forum that addresses these specific concerns. Therefore, I will be moving this discussion to our embedded Forum. This will allow our knowledgeable community and experts to provide you with timely and accurate solutions.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Norman S.&lt;/P&gt;&lt;P&gt;Intel Customer Support Engineer&lt;/P&gt;&lt;BR /&gt;</description>
    <pubDate>Fri, 21 Jun 2024 08:31:09 GMT</pubDate>
    <dc:creator>NormanS_Intel</dc:creator>
    <dc:date>2024-06-21T08:31:09Z</dc:date>
    <item>
      <title>Intel Processor Architecture</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Processor-Architecture/m-p/1608048#M5198</link>
      <description>&lt;P&gt;We want detailed architectural information regarding the Intel Core i5-10500TE processor. We are particularly interested in understanding the processor's architecture, including but not limited to its core structure, cache hierarchy, and any relevant technical specifications. This information is crucial for our current project, and any detailed documentation or resources you can provide would be greatly appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 19 Jun 2024 07:49:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Processor-Architecture/m-p/1608048#M5198</guid>
      <dc:creator>NithishJ</dc:creator>
      <dc:date>2024-06-19T07:49:30Z</dc:date>
    </item>
    <item>
      <title>Re:Intel Processor Architecture</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Processor-Architecture/m-p/1608790#M5199</link>
      <description>&lt;P&gt;Hello NithishJ,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for posting in the community!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;To ensure you receive the most specialized assistance, we have a dedicated forum that addresses these specific concerns. Therefore, I will be moving this discussion to our embedded Forum. This will allow our knowledgeable community and experts to provide you with timely and accurate solutions.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Norman S.&lt;/P&gt;&lt;P&gt;Intel Customer Support Engineer&lt;/P&gt;&lt;BR /&gt;</description>
      <pubDate>Fri, 21 Jun 2024 08:31:09 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Processor-Architecture/m-p/1608790#M5199</guid>
      <dc:creator>NormanS_Intel</dc:creator>
      <dc:date>2024-06-21T08:31:09Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Processor Architecture</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Processor-Architecture/m-p/1609431#M5201</link>
      <description>&lt;P class="sub_section_element_selectors"&gt;Hello&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/364266"&gt;@NithishJ&lt;/a&gt;,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;You may try looking for the Comer Lake S documentation. I want to recommend this one specifically:&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;Document #550049 - Skylake, Kaby Lake, Coffee Lake, Whiskey Lake and Comet Lake Processor Family - Core and Uncore BIOS Specification&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Also, you can look for the the Intel® 64 and IA-32 Architectures Software Developer’s Manuals, for more architectural details:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html" target="_blank" rel="noopener"&gt;https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html&lt;/A&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;Best regards,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/266977?emcs_t=S2h8ZW1haWx8dG9waWNfc3Vic2NyaXB0aW9ufExTMk1CQTVSRlpOQUtOfDE1NjgxNTR8U1VCU0NSSVBUSU9OU3xoSw" target="_blank" rel="noopener"&gt;@Diego_INTEL&lt;/A&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 24 Jun 2024 22:55:15 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Intel-Processor-Architecture/m-p/1609431#M5201</guid>
      <dc:creator>Diego_INTEL</dc:creator>
      <dc:date>2024-06-24T22:55:15Z</dc:date>
    </item>
  </channel>
</rss>

