<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Tigerlake UP3 no boot up in Embedded Intel® Core™ Processors</title>
    <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1730427#M5866</link>
    <description>&lt;P&gt;For this particular case the fix was flashing the bios&lt;/P&gt;</description>
    <pubDate>Tue, 16 Dec 2025 19:11:57 GMT</pubDate>
    <dc:creator>Profile_VS</dc:creator>
    <dc:date>2025-12-16T19:11:57Z</dc:date>
    <item>
      <title>Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1683413#M5613</link>
      <description>&lt;P&gt;Hi Intel,&amp;nbsp;&lt;/P&gt;&lt;P&gt;We have faced a problem during bring up in our in-house project. We use TGL-UP3 i7-1186GRE.&amp;nbsp;&lt;/P&gt;&lt;P&gt;our bring-up board didn't work. and as we checked that the problem is that PLTRST doesn't de-asserted. When we supply power to the board, all power rails and system signals work well as we expected. but it stops after SYS-PWROK. and no pltrst go to high.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In the power sequence of PDG, the PLTRST should be de-asserted after sys-pwrok. we checked that all other system signals(all_sys_pwrgd,pch_pwrok,procpwrgd and vccst_pwrgd ) are works well.&amp;nbsp;&lt;/P&gt;&lt;P&gt;only one suspected that VCCIO power rail is not output from PCH. the VCCIO rail is a FIVR power rail so that should be output after procpwrgd HIGH. but no output at that time.&amp;nbsp;&lt;/P&gt;&lt;P&gt;question is.. can you explain how to controll the VCCIO power rail. what is the souce power of the VCCIO? which signal is the enable one for VCCIO?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;And can you let me know any check points for this issue? if you have any errata document for board bring up issue, please share that for us.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your support.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Kevin Kim&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 16 Apr 2025 11:39:20 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1683413#M5613</guid>
      <dc:creator>flykevin0021</dc:creator>
      <dc:date>2025-04-16T11:39:20Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1683999#M5614</link>
      <description>&lt;P class="sub_section_element_selectors"&gt;Hello&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/326236"&gt;@flykevin0021&lt;/a&gt;,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;We have a Board Bring Up guide, please check the following document in RDC:&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;#&lt;SPAN&gt;730333 -&amp;nbsp;Board Bring Up Debug Cookbook&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;SPAN class="sub_section_element_selectors"&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/266977?emcs_t=S2h8ZW1haWx8dG9waWNfc3Vic2NyaXB0aW9ufExTMk1CQTVSRlpOQUtOfDE1NjgxNTR8U1VCU0NSSVBUSU9OU3xoSw" target="_blank" rel="noopener"&gt;@Diego_INTEL&lt;/A&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 18 Apr 2025 22:44:01 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1683999#M5614</guid>
      <dc:creator>Diego_INTEL</dc:creator>
      <dc:date>2025-04-18T22:44:01Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1688129#M5624</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for reply and the guidance that is helpful to debug an issue.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Unfortunately we are still debugging the booting issue. So I'd like to get review the power-up-checklist that we measured and filed for our project.&amp;nbsp; can you review the file?&amp;nbsp;&lt;/P&gt;&lt;P&gt;As we checked, we found several problem.&amp;nbsp;&lt;/P&gt;&lt;P&gt;1. no VCCIO power rail output : the VCCIO power is an internal power from PCH. I'm not sure what we should be checked for no VCCIO. Can you guide?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2. no PLTRST : I think this is related with no VCCIO that may affect to PLTRST deassertion.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;As you see the checklist, all other power sequence are no matter beside some of power rail is a little bit low but I think that is not critical. anyway if you can review the file, that would be very helpful.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you very much for your help.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Kevin Kim&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 07 May 2025 12:02:39 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1688129#M5624</guid>
      <dc:creator>flykevin0021</dc:creator>
      <dc:date>2025-05-07T12:02:39Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1688131#M5625</link>
      <description>&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;file attached - TGL_UP3_Power_up_checklist&lt;/P&gt;</description>
      <pubDate>Wed, 07 May 2025 12:08:50 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1688131#M5625</guid>
      <dc:creator>flykevin0021</dc:creator>
      <dc:date>2025-05-07T12:08:50Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1688941#M5633</link>
      <description>&lt;P class="sub_section_element_selectors"&gt;Hello&amp;nbsp;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/326236" target="_blank"&gt;@flykevin0021&lt;/A&gt;,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;I will check the information but I think it may be best to use the IPS support for a better support regarding this issue.&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A href="https://www.intel.com/content/www/us/en/support/articles/000057045/ethernet-products.html" target="_blank"&gt;https://www.intel.com/content/www/us/en/support/articles/000057045/ethernet-products.html&lt;/A&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;SPAN class="sub_section_element_selectors"&gt;Best regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/266977?emcs_t=S2h8ZW1haWx8dG9waWNfc3Vic2NyaXB0aW9ufExTMk1CQTVSRlpOQUtOfDE1NjgxNTR8U1VCU0NSSVBUSU9OU3xoSw" target="_blank" rel="noopener"&gt;@Diego_INTEL&lt;/A&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 10 May 2025 01:55:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1688941#M5633</guid>
      <dc:creator>Diego_INTEL</dc:creator>
      <dc:date>2025-05-10T01:55:32Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1689081#M5634</link>
      <description>&lt;P&gt;Hi Diego,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your support and I will try to submit it to the IPS support. anyway please help to review that in your side as well.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you,&amp;nbsp;&lt;/P&gt;&lt;P&gt;Kevin Kim&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 12 May 2025 00:46:19 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1689081#M5634</guid>
      <dc:creator>flykevin0021</dc:creator>
      <dc:date>2025-05-12T00:46:19Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1730292#M5857</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I have a similar situation in which the Tigerlake UP3 no longer fully boots.&amp;nbsp;&lt;/P&gt;&lt;P&gt;It appears that it is unable to get out of sleep state. DS8H4 LED is on at all times.&amp;nbsp; Do you have any suggestions as to why this is occurring, or what else I could try in order for it to boot . I have tried different Tigerlake IC's, so it seems this could be tied to the platform running the Tigerlake.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Profile_VS_0-1765821847436.png" style="width: 400px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/70414i3FA5EC1A53CF4D06/image-size/medium/is-moderation-mode/true?v=v2&amp;amp;px=400&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="Profile_VS_0-1765821847436.png" alt="Profile_VS_0-1765821847436.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 15 Dec 2025 18:06:29 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1730292#M5857</guid>
      <dc:creator>Profile_VS</dc:creator>
      <dc:date>2025-12-15T18:06:29Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1730427#M5866</link>
      <description>&lt;P&gt;For this particular case the fix was flashing the bios&lt;/P&gt;</description>
      <pubDate>Tue, 16 Dec 2025 19:11:57 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1730427#M5866</guid>
      <dc:creator>Profile_VS</dc:creator>
      <dc:date>2025-12-16T19:11:57Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1730667#M5868</link>
      <description>&lt;P&gt;Thank you for update. in my case, the issue was a pcb. some of cpu ball pads have problem so it made a booting fail. So this was not a cpu problem.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Dec 2025 08:34:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1730667#M5868</guid>
      <dc:creator>flykevin0021</dc:creator>
      <dc:date>2025-12-18T08:34:35Z</dc:date>
    </item>
    <item>
      <title>Re: Tigerlake UP3 no boot up</title>
      <link>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1740996#M5935</link>
      <description>&lt;P&gt;Excuse me, I'm facing exactly the same problem as you. The PLTRST is not rising, and the VCCIO power supply is also missing. All other power supplies and signals are working fine. Could you please tell me which pin pad on the PCB is the cause of the problem? Thank you!&lt;/P&gt;</description>
      <pubDate>Mon, 16 Mar 2026 06:51:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Intel-Core-Processors/Tigerlake-UP3-no-boot-up/m-p/1740996#M5935</guid>
      <dc:creator>Peterpeng1</dc:creator>
      <dc:date>2026-03-16T06:51:30Z</dc:date>
    </item>
  </channel>
</rss>

