<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic I210 IT programming question part 2 in Embedded Connectivity</title>
    <link>https://community.intel.com/t5/Embedded-Connectivity/I210-IT-programming-question-part-2/m-p/651964#M1501</link>
    <description>&lt;P&gt;I am working on a design with the I210 IT part.&amp;nbsp; We are the OEM of this design,&amp;nbsp; there is no third party. ​I have gone to the websites you listed &amp;nbsp;and&amp;nbsp;found &amp;nbsp;info on EEUPDATE, &amp;nbsp;EEPROM access tool, and LANConf tool.&amp;nbsp; All of these tools run on a PC and&amp;nbsp; seem to assume that the board with the I210 part is plugged into the PC that is running the tool.&amp;nbsp; The board I am designing however is not being designed to plug into a Personal computer.&amp;nbsp;&amp;nbsp; So it does not appear I can use any of the tools.&amp;nbsp;&amp;nbsp;&amp;nbsp;I am&amp;nbsp;therefore looking to see if I can program the NVMemory attached&amp;nbsp;to the I210 part using an external programmer such as Aardvark.&amp;nbsp;&amp;nbsp;&amp;nbsp;I would connect this programmer to the NVM_CS, SI, SO and SK&amp;nbsp;&amp;nbsp;pins which would allow the programmer to drive these pins and program the NVM as long as the I210 part was not driving these pins, otherwise there would be&amp;nbsp;contention which would&amp;nbsp;prevent &amp;nbsp;this method from working. &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Is there any way&amp;nbsp;to have the I210 part&amp;nbsp;tristate the NVM pins?&amp;nbsp; For instance,&amp;nbsp;&amp;nbsp;if I negate the LAN_PWR_GOOD pin&amp;nbsp;to logic low,&amp;nbsp; does the I210 part tristate the NVM_SO, &amp;nbsp;SI, SK and CS pins?&amp;nbsp;&amp;nbsp; Thank you &lt;/P&gt;</description>
    <pubDate>Tue, 06 Aug 2019 00:02:50 GMT</pubDate>
    <dc:creator>WBall</dc:creator>
    <dc:date>2019-08-06T00:02:50Z</dc:date>
    <item>
      <title>I210 IT programming question part 2</title>
      <link>https://community.intel.com/t5/Embedded-Connectivity/I210-IT-programming-question-part-2/m-p/651964#M1501</link>
      <description>&lt;P&gt;I am working on a design with the I210 IT part.&amp;nbsp; We are the OEM of this design,&amp;nbsp; there is no third party. ​I have gone to the websites you listed &amp;nbsp;and&amp;nbsp;found &amp;nbsp;info on EEUPDATE, &amp;nbsp;EEPROM access tool, and LANConf tool.&amp;nbsp; All of these tools run on a PC and&amp;nbsp; seem to assume that the board with the I210 part is plugged into the PC that is running the tool.&amp;nbsp; The board I am designing however is not being designed to plug into a Personal computer.&amp;nbsp;&amp;nbsp; So it does not appear I can use any of the tools.&amp;nbsp;&amp;nbsp;&amp;nbsp;I am&amp;nbsp;therefore looking to see if I can program the NVMemory attached&amp;nbsp;to the I210 part using an external programmer such as Aardvark.&amp;nbsp;&amp;nbsp;&amp;nbsp;I would connect this programmer to the NVM_CS, SI, SO and SK&amp;nbsp;&amp;nbsp;pins which would allow the programmer to drive these pins and program the NVM as long as the I210 part was not driving these pins, otherwise there would be&amp;nbsp;contention which would&amp;nbsp;prevent &amp;nbsp;this method from working. &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Is there any way&amp;nbsp;to have the I210 part&amp;nbsp;tristate the NVM pins?&amp;nbsp; For instance,&amp;nbsp;&amp;nbsp;if I negate the LAN_PWR_GOOD pin&amp;nbsp;to logic low,&amp;nbsp; does the I210 part tristate the NVM_SO, &amp;nbsp;SI, SK and CS pins?&amp;nbsp;&amp;nbsp; Thank you &lt;/P&gt;</description>
      <pubDate>Tue, 06 Aug 2019 00:02:50 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Connectivity/I210-IT-programming-question-part-2/m-p/651964#M1501</guid>
      <dc:creator>WBall</dc:creator>
      <dc:date>2019-08-06T00:02:50Z</dc:date>
    </item>
    <item>
      <title>Re: I210 IT programming question part 2</title>
      <link>https://community.intel.com/t5/Embedded-Connectivity/I210-IT-programming-question-part-2/m-p/651965#M1502</link>
      <description>&lt;P&gt;Hello, &lt;A href="https://community.intel.com/sfdc-users/WBall"&gt;@WBall&lt;/A&gt;​:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We suggest you as a reference that may help you the information stated in the following websites:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.dediprog.com/product/ISP-TC-8" target="_self" alt="https://www.dediprog.com/product/ISP-TC-8"&gt;&lt;/A&gt;&lt;A href="https://www.dediprog.com/product/ISP-TC-8"&gt;https://www.dediprog.com/product/ISP-TC-8&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.dediprog.com/product/SF100" target="_self" alt="https://www.dediprog.com/product/SF100"&gt;&lt;/A&gt;&lt;A href="https://www.dediprog.com/product/SF100"&gt;https://www.dediprog.com/product/SF100&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.intel.com/sfdc-users/Mæcenas_INTEL"&gt;@Mæcenas_INTEL&lt;/A&gt;​.&lt;/P&gt;</description>
      <pubDate>Tue, 06 Aug 2019 04:38:18 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Connectivity/I210-IT-programming-question-part-2/m-p/651965#M1502</guid>
      <dc:creator>CarlosAM_INTEL</dc:creator>
      <dc:date>2019-08-06T04:38:18Z</dc:date>
    </item>
  </channel>
</rss>

