<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Thema "Re: Cyclone V: how to enable USB1 with a ULPI USB PHY (USB3320)?" in Embedded Connectivity</title>
    <link>https://community.intel.com/t5/Embedded-Connectivity/Cyclone-V-how-to-enable-USB1-with-a-ULPI-USB-PHY-USB3320/m-p/1734456#M5921</link>
    <description>&lt;P class="sub_section_element_selectors"&gt;Hello&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/338340"&gt;@dpeng&lt;/a&gt;,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;Please check the following regarding FPGA:&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;STRONG class="sub_section_element_selectors"&gt;FPGA community forums and blogs have moved to the&lt;SPAN class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;A class="sub_section_element_selectors" href="https://community.altera.com/" target="_blank" rel="nofollow noopener noreferrer"&gt;Altera Community&lt;/A&gt;. Existing Intel Community members can sign in with their current credentials.&lt;/STRONG&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/266977" target="_blank" rel="noopener"&gt;@Diego_INTEL&lt;/A&gt;&lt;/P&gt;</description>
    <pubDate>Thu, 22 Jan 2026 19:35:07 GMT</pubDate>
    <dc:creator>Diego_INTEL</dc:creator>
    <dc:date>2026-01-22T19:35:07Z</dc:date>
    <item>
      <title>Cyclone V: how to enable USB1 with a ULPI USB PHY (USB3320)?</title>
      <link>https://community.intel.com/t5/Embedded-Connectivity/Cyclone-V-how-to-enable-USB1-with-a-ULPI-USB-PHY-USB3320/m-p/1734294#M5918</link>
      <description>&lt;P&gt;I want to enable USB1 (USB 2.0 controller) of the Cyclone V in host-only mode. But Vbus is not present and no device is detected.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;A&amp;nbsp;ULPI-compatible Microchip&amp;nbsp;&lt;A href="https://www.microchip.com/en-us/product/USB3320" target="_self"&gt;USB3320&lt;/A&gt;&amp;nbsp;USB PHY is connected to the Cyclone V with a ULPI interface. The CPEN pin of the USB3320 controls a power switch on the board. To enable the 5V Vbus voltage, used to power USB devices, the CPEN pin must be driven high. Its POR state is low.&lt;/LI&gt;&lt;LI&gt;HPS_GPIO0 is connected to the active-low RESET# pin of the USB3320.&lt;/LI&gt;&lt;LI&gt;To check if Vbus is on, I connected a mouse, that should light up when connected to a USB host.&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The main DT file is&amp;nbsp;&lt;A href="https://elixir.bootlin.com/linux/v6.6.22/source/arch/arm/boot/dts/intel/socfpga/socfpga.dtsi" target="_self"&gt;socfpga.dtsi&lt;/A&gt;. I altered it a little in both Barebox and Linux v6.6.22:&lt;/P&gt;&lt;LI-CODE lang="cpp"&gt;&amp;amp;usbphy0 {
	reset-gpios = &amp;lt;&amp;amp;porta 0 GPIO_ACTIVE_LOW&amp;gt;;
	status = "okay";
};


&amp;amp;usb1 {
	status = "okay";
	dr_mode = "host";
};&lt;/LI-CODE&gt;&lt;P&gt;Barebox shows that GPIO0 (RESET#) is an output and is high, which is OK:&lt;/P&gt;&lt;LI-CODE lang="none"&gt;barebox:/ gpioinfo ff708000.gpio@ff708000:gpio-controller@0.of

GPIOs 454-482, chip ff708000.gpio@ff708000:gpio-controller@0.of:
             dir val requested name                 label
  GPIO    0: out hi  active low                      soc:usbphy.of reset
  GPIO    1: in  lo  false
  GPIO    2: in  lo  false&lt;/LI-CODE&gt;&lt;P&gt;Barebox shows that the dwc2 driver binds to usb1:&lt;/P&gt;&lt;LI-CODE lang="none"&gt;barebox@Enclustra Mercury+ SA2:/ drvinfo dwc2
Driver  Device(s)
--------------------
dwc2
        ffb40000.usb@ffb40000.of&lt;/LI-CODE&gt;&lt;P&gt;Linux boot log:&lt;/P&gt;&lt;LI-CODE lang="none"&gt;# dmesg | grep -Ei 'usb|dwc2'
[    0.042372] usbcore: registered new interface driver usbfs
[    0.042408] usbcore: registered new interface driver hub
[    0.042448] usbcore: registered new device driver usb
[    0.896138] usbcore: registered new interface driver usb-storage
[    0.920377] usbcore: registered new interface driver usbhid
[    0.932106] usbhid: USB HID core driver
[    1.086689] usb_phy_generic soc:usbphy: dummy supplies not allowed for exclusive requests
[    1.095129] dwc2 ffb40000.usb: supply vusb_d not found, using dummy regulator
[    1.111913] dwc2 ffb40000.usb: supply vusb_a not found, using dummy regulator
[    1.137639] dwc2 ffb40000.usb: DWC OTG Controller
[    1.142362] dwc2 ffb40000.usb: new USB bus registered, assigned bus number 1
[    1.149465] dwc2 ffb40000.usb: irq 48, io mem 0xffb40000
[    1.155604] hub 1-0:1.0: USB hub found&lt;/LI-CODE&gt;&lt;P&gt;I was told that the "dummy regulator" messages are nothing to worry about.&lt;/P&gt;&lt;P&gt;More Linux commands:&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;# lsusb
Bus 001 Device 001: ID 1d6b:0002 Linux 6.6.22 dwc2_hsotg DWC OTG Controller
# gpioinfo gpiochip0
gpiochip0 - 29 lines:
        line   0:      unnamed      "reset"  output   active-low [used]
        line   1:      unnamed       unused   input  active-high
        line   2:      unnamed       unused   input  active-high&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 21 Jan 2026 17:18:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Connectivity/Cyclone-V-how-to-enable-USB1-with-a-ULPI-USB-PHY-USB3320/m-p/1734294#M5918</guid>
      <dc:creator>dpeng</dc:creator>
      <dc:date>2026-01-21T17:18:49Z</dc:date>
    </item>
    <item>
      <title>Re: Cyclone V: how to enable USB1 with a ULPI USB PHY (USB3320)?</title>
      <link>https://community.intel.com/t5/Embedded-Connectivity/Cyclone-V-how-to-enable-USB1-with-a-ULPI-USB-PHY-USB3320/m-p/1734456#M5921</link>
      <description>&lt;P class="sub_section_element_selectors"&gt;Hello&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/338340"&gt;@dpeng&lt;/a&gt;,&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Thank you for contacting Intel Embedded Community.&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;Please check the following regarding FPGA:&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;STRONG class="sub_section_element_selectors"&gt;FPGA community forums and blogs have moved to the&lt;SPAN class="sub_section_element_selectors"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;A class="sub_section_element_selectors" href="https://community.altera.com/" target="_blank" rel="nofollow noopener noreferrer"&gt;Altera Community&lt;/A&gt;. Existing Intel Community members can sign in with their current credentials.&lt;/STRONG&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;
&lt;P class="sub_section_element_selectors"&gt;&lt;A class="sub_section_element_selectors" href="https://community.intel.com/t5/user/viewprofilepage/user-id/266977" target="_blank" rel="noopener"&gt;@Diego_INTEL&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 22 Jan 2026 19:35:07 GMT</pubDate>
      <guid>https://community.intel.com/t5/Embedded-Connectivity/Cyclone-V-how-to-enable-USB1-with-a-ULPI-USB-PHY-USB3320/m-p/1734456#M5921</guid>
      <dc:creator>Diego_INTEL</dc:creator>
      <dc:date>2026-01-22T19:35:07Z</dc:date>
    </item>
  </channel>
</rss>

