<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic simulation (design loading error) in Items with no label</title>
    <link>https://community.intel.com/t5/Items-with-no-label/simulation-design-loading-error/m-p/678541#M15824</link>
    <description>&lt;P&gt;currently i'm doing a small code in verilog as a part of assignment in modelsim student version.When i compiled the code,it ran sucessfully also the test bench file ran sucessfully.But the thing is when i click on simulation--&amp;gt;work ,in this work option i am not able to get my test bench file which is for simulation.Some one please help me with this.&lt;/P&gt;</description>
    <pubDate>Mon, 20 Apr 2020 17:54:15 GMT</pubDate>
    <dc:creator>NRege1</dc:creator>
    <dc:date>2020-04-20T17:54:15Z</dc:date>
    <item>
      <title>simulation (design loading error)</title>
      <link>https://community.intel.com/t5/Items-with-no-label/simulation-design-loading-error/m-p/678541#M15824</link>
      <description>&lt;P&gt;currently i'm doing a small code in verilog as a part of assignment in modelsim student version.When i compiled the code,it ran sucessfully also the test bench file ran sucessfully.But the thing is when i click on simulation--&amp;gt;work ,in this work option i am not able to get my test bench file which is for simulation.Some one please help me with this.&lt;/P&gt;</description>
      <pubDate>Mon, 20 Apr 2020 17:54:15 GMT</pubDate>
      <guid>https://community.intel.com/t5/Items-with-no-label/simulation-design-loading-error/m-p/678541#M15824</guid>
      <dc:creator>NRege1</dc:creator>
      <dc:date>2020-04-20T17:54:15Z</dc:date>
    </item>
  </channel>
</rss>

