<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic &amp;gt;&amp;gt;we have 27 bits - there in Intel® Fortran Compiler</title>
    <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136469#M135869</link>
    <description>&lt;P&gt;&amp;gt;&amp;gt;&lt;EM&gt;we have 27 bits - there must be a chip that does this&amp;nbsp;&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;Texas Instruments ADS1262/3 lists as 32-bit A/D. Factoring out noise, TI reports 27 bit ENOB @ 2.5 samples per second&lt;/P&gt;&lt;P&gt;Check slide ADS1262/3 in &lt;A href="https://training.ti.com/system/files/docs/ADS1262_3%20-%20Element14%20Webinar%20-%209-23-15.pdf" target="_blank"&gt;https://training.ti.com/system/files/docs/ADS1262_3%20-%20Element14%20Webinar%20-%209-23-15.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;INTEGER :: S ! Sample from device , assumed to be signed 27-bit to be converted to +/-15g range&lt;BR /&gt;! **** ADS1262/3 may return signed 32-bits, of which the 27 msbs are the precise values, with 5 lsbs of noise&lt;BR /&gt;! **** the following assumes the internal 32-bit &amp;gt;&amp;gt; 5 is reported out as signed result&lt;BR /&gt;REAL(8) :: G&lt;/P&gt;&lt;P&gt;G = REAL(S,8) * 15.0_8 / (2.0_8**26) ! when signed value in 27lsb's&lt;BR /&gt;! G = REAL(S,8) * 15.0_8 / (2.0_8**31) ! when signed value in 27msb's&lt;/P&gt;&lt;P&gt;Jim Dempsey&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 06 Mar 2020 16:48:12 GMT</pubDate>
    <dc:creator>jimdempseyatthecove</dc:creator>
    <dc:date>2020-03-06T16:48:12Z</dc:date>
    <item>
      <title>Bit problem</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136465#M135865</link>
      <description>&lt;P&gt;A new device I am looking at says it has a 15 g range --&amp;nbsp;&lt;/P&gt;&lt;P&gt;The device has a 27 bit output --&amp;nbsp;&lt;/P&gt;&lt;P&gt;In Fortran what is the likely resolution of the output number&amp;nbsp;&lt;/P&gt;&lt;P&gt;If I divide the range 30 by the number represented by 2^27 I get&amp;nbsp;2.23517E-07 which implies 0.2 microg&amp;nbsp;&lt;/P&gt;&lt;P&gt;Do I have to allow for a +- bit etc..&lt;/P&gt;&lt;P&gt;Before I buy I would like to check, I am sure I am missing something&lt;/P&gt;</description>
      <pubDate>Thu, 05 Mar 2020 21:35:52 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136465#M135865</guid>
      <dc:creator>JohnNichols</dc:creator>
      <dc:date>2020-03-05T21:35:52Z</dc:date>
    </item>
    <item>
      <title>I am not sure what you are</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136466#M135866</link>
      <description>&lt;P&gt;I am not sure what you are asking, but I will throw some things out and maybe it will help.&lt;/P&gt;&lt;P&gt;Single precision IEEE float, which is default REAL in Intel Fortran, has 24 fraction bits, but it is normalized so that the most significant bit is always 1 and is not represented in the stored value. The exponent is 8 bits plus one for the sign. Double precision has 53 fraction bits, 11 exponent bits and one for the sign.&lt;/P&gt;</description>
      <pubDate>Thu, 05 Mar 2020 22:01:38 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136466#M135866</guid>
      <dc:creator>Steve_Lionel</dc:creator>
      <dc:date>2020-03-05T22:01:38Z</dc:date>
    </item>
    <item>
      <title>Thank you -- ok so this is</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136467#M135867</link>
      <description>&lt;P&gt;Thank you -- ok so this is before the number is translated to an IEEE number.&amp;nbsp;&lt;/P&gt;&lt;P&gt;1. The voltage is measured in a range that is translated to +-15 g = so there is a 30.000000 difference&lt;/P&gt;&lt;P&gt;2. The voltage is then divided into unit steps that represent a differential voltage - so if you look at data files there is always a minimum step size in digital data - in our temperature it is 0.125 degrees C.&amp;nbsp;&lt;/P&gt;&lt;P&gt;------------------------------------------------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;The number of bits in the A/D converter determines the resolution of the system. System resolution is determined by the channel(s) having the widest dynamic range and/or the channel(s) that require measurement of the smallest data increment. For example, assume a channel that measures pressure has a dynamic range of 4000psi that must be measured to the nearest pound. This will require an A/D converter with a minimum resolution of 4000 digital codes. A 12-bit A/D converter will provide a resolution of 2 12 or 4096 codes—adequate for this requirement. The actual resolution of this channel will be 4000/4096 or 0.976 psi. The A/D converter can resolve this measurement to within ± 0.488 psi (±1/2LSB)&lt;/P&gt;&lt;P&gt;----------------------------------------------------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;we have 27 bits - there must be a chip that does this&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks again&lt;/P&gt;</description>
      <pubDate>Thu, 05 Mar 2020 22:33:00 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136467#M135867</guid>
      <dc:creator>JohnNichols</dc:creator>
      <dc:date>2020-03-05T22:33:00Z</dc:date>
    </item>
    <item>
      <title>Your A/D outputs 27 bits.</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136468#M135868</link>
      <description>&lt;P&gt;Your A/D outputs 27 bits. These bits represent integer numbers between -2&lt;SUP&gt;26&lt;/SUP&gt; and +2&lt;SUP&gt;26&lt;/SUP&gt;-1, if no special bit patterns are used to represent error conditions. If you multiply these signed integers by 15 X 2&lt;SUP&gt;-26&lt;/SUP&gt;, you obtain real numbers in the range -15.0 to +15.0.&amp;nbsp; If you want 26 bit precision, you may use IEEE 64-bit floating point numbers, which have 52+1 bits of precision, thus twice the size you want. You cannot use IEEE 32-bit floating point numbers, which have only 23+1 bits&amp;nbsp;and cannot hold the measured values with 26-bit precision.&lt;/P&gt;</description>
      <pubDate>Fri, 06 Mar 2020 03:51:24 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136468#M135868</guid>
      <dc:creator>mecej4</dc:creator>
      <dc:date>2020-03-06T03:51:24Z</dc:date>
    </item>
    <item>
      <title>&gt;&gt;we have 27 bits - there</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136469#M135869</link>
      <description>&lt;P&gt;&amp;gt;&amp;gt;&lt;EM&gt;we have 27 bits - there must be a chip that does this&amp;nbsp;&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;Texas Instruments ADS1262/3 lists as 32-bit A/D. Factoring out noise, TI reports 27 bit ENOB @ 2.5 samples per second&lt;/P&gt;&lt;P&gt;Check slide ADS1262/3 in &lt;A href="https://training.ti.com/system/files/docs/ADS1262_3%20-%20Element14%20Webinar%20-%209-23-15.pdf" target="_blank"&gt;https://training.ti.com/system/files/docs/ADS1262_3%20-%20Element14%20Webinar%20-%209-23-15.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;INTEGER :: S ! Sample from device , assumed to be signed 27-bit to be converted to +/-15g range&lt;BR /&gt;! **** ADS1262/3 may return signed 32-bits, of which the 27 msbs are the precise values, with 5 lsbs of noise&lt;BR /&gt;! **** the following assumes the internal 32-bit &amp;gt;&amp;gt; 5 is reported out as signed result&lt;BR /&gt;REAL(8) :: G&lt;/P&gt;&lt;P&gt;G = REAL(S,8) * 15.0_8 / (2.0_8**26) ! when signed value in 27lsb's&lt;BR /&gt;! G = REAL(S,8) * 15.0_8 / (2.0_8**31) ! when signed value in 27msb's&lt;/P&gt;&lt;P&gt;Jim Dempsey&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 06 Mar 2020 16:48:12 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136469#M135869</guid>
      <dc:creator>jimdempseyatthecove</dc:creator>
      <dc:date>2020-03-06T16:48:12Z</dc:date>
    </item>
    <item>
      <title>Thanks to all -- I understand</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136470#M135870</link>
      <description>&lt;P&gt;Thanks to all -- I understand now --&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 06 Mar 2020 19:46:49 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Bit-problem/m-p/1136470#M135870</guid>
      <dc:creator>JohnNichols</dc:creator>
      <dc:date>2020-03-06T19:46:49Z</dc:date>
    </item>
  </channel>
</rss>

