<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>tópico Re: Intel Fortran on Snapdragon chips na Intel® Fortran Compiler</title>
    <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741478#M178581</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Does this mean Intel oneAPI Fortran is not supported on ARM64 (Snapdragon) systems?&lt;/P&gt;&lt;P&gt;I am getting VSIXInstaller errors during installation.&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 19 Mar 2026 20:35:25 GMT</pubDate>
    <dc:creator>Sophia_R10</dc:creator>
    <dc:date>2026-03-19T20:35:25Z</dc:date>
    <item>
      <title>Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616176#M172994</link>
      <description>&lt;DIV class=""&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;I mainly use intel fortran (I have a bunch of legacy code that works fine with that compiler and it seems a massive risk to use another compiler). I mainly run my codes on a cluster (with mainly Xeon type processors) and use my laptop (intel chip too) to sometimes run some smaller codes and debug code (using VS community + Intel OneAPI).&lt;/P&gt;&lt;P&gt;Now I am planning to buy a new laptop. And I have my eye on the new surface laptops: &lt;A href="https://www.microsoft.com/en-us/surface/devices/surface-laptop-7th-edition" target="_blank" rel="noopener nofollow ugc"&gt;https://www.microsoft.com/en-us/surface/devices/surface-laptop-7th-edition &lt;SPAN class=""&gt;1&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Does anyone know whether the intel fortran compilers run well on snapdragon chips? In particular for OpenMP type codes.&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 18 Jul 2024 16:10:26 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616176#M172994</guid>
      <dc:creator>NC1</dc:creator>
      <dc:date>2024-07-18T16:10:26Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616283#M173002</link>
      <description>&lt;P&gt;Intel compilers do not generate code for the ARM architecture. If you wish to use the Intel compiler, stick to x86, and for best results, Intel processors.&lt;/P&gt;</description>
      <pubDate>Thu, 18 Jul 2024 23:37:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616283#M173002</guid>
      <dc:creator>Steve_Lionel</dc:creator>
      <dc:date>2024-07-18T23:37:37Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616571#M173021</link>
      <description>&lt;P&gt;Thanks Steve. Is there any benchmark between AMD and Intel processors? E.g. for similar cores and core speed what are the differences in execution time using openMP?&lt;/P&gt;</description>
      <pubDate>Fri, 19 Jul 2024 22:25:37 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616571#M173021</guid>
      <dc:creator>NC1</dc:creator>
      <dc:date>2024-07-19T22:25:37Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616664#M173029</link>
      <description>&lt;P&gt;There are too many variables. You can find single and multithread benchmarks online comparing Intel and AMD processors, though not using Intel compilers. Keep in mind that some Intel compiler optimizations occur only when you tell the compiler you are using an Intel processor (or auto-dispatch is being used and the program is running on an Intel processor.)&lt;/P&gt;</description>
      <pubDate>Sat, 20 Jul 2024 15:03:36 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616664#M173029</guid>
      <dc:creator>Steve_Lionel</dc:creator>
      <dc:date>2024-07-20T15:03:36Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616697#M173036</link>
      <description>&lt;P&gt;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/228898"&gt;@NC1&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;This is a good beginner question. As an experienced OpenMP user, I too would be interested in some responses.&lt;/P&gt;&lt;P&gt;OpenMP performance is effected by many different things, which varies depending on the calculation approach.&amp;nbsp;&lt;/P&gt;&lt;P&gt;My experience is mostly limited to !$OMP PARALLEL DO usage for large vectors. While the processor has a lot of influence on performance, it does not matter if it is AMD or Intel. Either processor will give a workable solution.&lt;/P&gt;&lt;P&gt;I have only used low cost hardware solutions; I7 or Ryzen processors, both with dual channel memory, where my bottleneck has been memory access speeds/bandwidth. My experience is both brands suffer from this limiting issue.&lt;/P&gt;&lt;P&gt;I would suggest that the many thread OMP solutions have not been helped by overclocking &amp;gt; overheating &amp;gt; fluctuating clock speeds that leads to cache usage inefficiency in my particular methods.&lt;/P&gt;&lt;P&gt;So, there can be a greater issue with a balanced hardware approach and not just the brand of processor.&lt;/P&gt;&lt;P&gt;While others may (hopefully) disagree, this should show the use of OpenMP has a variety of influences, which can be better clarified by experience with your particular problems.&lt;/P&gt;</description>
      <pubDate>Sun, 21 Jul 2024 01:28:07 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1616697#M173036</guid>
      <dc:creator>John_Campbell</dc:creator>
      <dc:date>2024-07-21T01:28:07Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1617017#M173044</link>
      <description>&lt;P&gt;Standardized benchmarks only provide the relative performance for those specific benchmark programs. IOW not necessarily the relative performance to expect of your program. As&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/5442"&gt;@Steve_Lionel&lt;/a&gt;&amp;nbsp;and&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/89043"&gt;@John_Campbell&lt;/a&gt;&amp;nbsp;are talking about, there are too many factors to consider which CPU and system configuration yields the best performance.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Generally, the machine code optimizations (CPU instruction selection and sequencing) of Intel compilers will be better for Intel CPU's. With non-Intel CPU's the compiler can only use "generic" instructions and sequencing. As&amp;nbsp;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/89043"&gt;@John_Campbell&lt;/a&gt;&amp;nbsp;stated, code optimization is only one factor that will affect performance. Number of cores can be beneficial or detrimental. Too many cores on too small of loops is generally detrimental (thread coordination overhead). When your usage fits in L2 cache of available cores, then high thread count may be best. When your application is heavily accessing RAM (non-cached data) then using more cores than memory channels (or a small multiple of memory channels) might be detrimental.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;CPU clock speeds (base and turbo boost)&lt;/P&gt;&lt;P&gt;IPC (instructions per clock)&lt;/P&gt;&lt;P&gt;Efficiency cores verses performance cores&lt;/P&gt;&lt;P&gt;size of caches&lt;/P&gt;&lt;P&gt;number of clock cycles to access each level of cache&lt;/P&gt;&lt;P&gt;memory speed (possibly width)&lt;/P&gt;&lt;P&gt;number of memory channels&lt;/P&gt;&lt;P&gt;code being amenable to vectorization&lt;/P&gt;&lt;P&gt;system cooling (which may affect throttling)&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Then, how your code interacts with the above.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Jim Dempsey&lt;/P&gt;</description>
      <pubDate>Mon, 22 Jul 2024 12:33:44 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1617017#M173044</guid>
      <dc:creator>jimdempseyatthecove</dc:creator>
      <dc:date>2024-07-22T12:33:44Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741478#M178581</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Does this mean Intel oneAPI Fortran is not supported on ARM64 (Snapdragon) systems?&lt;/P&gt;&lt;P&gt;I am getting VSIXInstaller errors during installation.&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;DIV class=""&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Mar 2026 20:35:25 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741478#M178581</guid>
      <dc:creator>Sophia_R10</dc:creator>
      <dc:date>2026-03-19T20:35:25Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741497#M178582</link>
      <description>&lt;P&gt;Taking SL's long answer and mangling it in LISP I would say the answer is no.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Always deliver bad news in LISP it is such an elegant language.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Fortran is your basic Sherman Tank language, after the 88 gets it.&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="fortran"&gt;      program histogram

      implicit none
      real(8) :: array(1000)
      integer :: resultA(161)
      integer :: i,j

      call random_seed()

      call Random_Number(array)
      resultA = 0
      array = 40.0 * array
      do 100 i = 1,1000
            j = int ((array(i) / 0.25) + 0.5);
            resultA(j+1) = resultA(j+1) + 1
            write(*,*)i,array(i),j
100   end do
      write(*,*)"here"

      end&lt;/LI-CODE&gt;&lt;P&gt;This program replicates the EXCEL histogram,&amp;nbsp; in 0.25 unit steps, I am wondering why the 0.5?&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Mar 2026 22:32:04 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741497#M178582</guid>
      <dc:creator>JohnNichols</dc:creator>
      <dc:date>2026-03-19T22:32:04Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741501#M178583</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Jim: This is the analysis for 500,000 FFT for a beam in Washington, DC. It is the count of the highest FFT amplitude for each FFT.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;It is interesting. Just thought I would share.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;John&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot 2026-03-19 174520.png" style="width: 971px;"&gt;&lt;img src="https://community.intel.com/t5/image/serverpage/image-id/71620i870C30B165BEA6FD/image-size/large/is-moderation-mode/true?v=v2&amp;amp;px=999&amp;amp;whitelist-exif-data=Orientation%2CResolution%2COriginalDefaultFinalSize%2CCopyright" role="button" title="Screenshot 2026-03-19 174520.png" alt="Screenshot 2026-03-19 174520.png" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 19 Mar 2026 22:47:58 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741501#M178583</guid>
      <dc:creator>JohnNichols</dc:creator>
      <dc:date>2026-03-19T22:47:58Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741601#M178586</link>
      <description>&lt;P&gt;&lt;a href="https://community.intel.com/t5/user/viewprofilepage/user-id/89041"&gt;@JohnNichols&lt;/a&gt;&amp;nbsp;: "Why the 0.5?" : The programmer probably added 0.5 before applying the int() function to &lt;U&gt;round up&lt;/U&gt; to the nearest integer. You could also use j=nint(4*array(i))&lt;/P&gt;&lt;P&gt;Please note that these replies are no longer relevant to the topic of the thread, which was a question about using Intel Fortran on some non-Intel CPUs.&lt;/P&gt;</description>
      <pubDate>Fri, 20 Mar 2026 13:10:11 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741601#M178586</guid>
      <dc:creator>mecej4</dc:creator>
      <dc:date>2026-03-20T13:10:11Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741612#M178587</link>
      <description>&lt;P&gt;Intel compilers will not run at all on Snapdragon chips. The code that Intel compilers generate will not run at all on Snapdragon chips.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Well, there is an extremely small chance that somebody will produce an X64 emulator for your Snapdragon Surface laptop.&lt;/P&gt;</description>
      <pubDate>Fri, 20 Mar 2026 14:02:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741612#M178587</guid>
      <dc:creator>mecej4</dc:creator>
      <dc:date>2026-03-20T14:02:59Z</dc:date>
    </item>
    <item>
      <title>Re: Intel Fortran on Snapdragon chips</title>
      <link>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741663#M178588</link>
      <description>&lt;P&gt;The 0.50 is a little "trick" to&amp;nbsp;implement rounding to the nearest integer via truncation. The INT() function truncates towards zero; it does not perform rounding. Adding 0.5 before truncating shifts the threshold. In Fortran 90's case, it would be simpler to just use NINT() (nearest integer) instead.&lt;/P&gt;</description>
      <pubDate>Fri, 20 Mar 2026 21:18:59 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Fortran-Compiler/Intel-Fortran-on-Snapdragon-chips/m-p/1741663#M178588</guid>
      <dc:creator>witwald</dc:creator>
      <dc:date>2026-03-20T21:18:59Z</dc:date>
    </item>
  </channel>
</rss>

