<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PCI bus IP core pci_mt32 in GPU Compute Software</title>
    <link>https://community.intel.com/t5/GPU-Compute-Software/PCI-bus-IP-core-pci-mt32/m-p/1728465#M2191</link>
    <description>&lt;P&gt;Hellow everyone.I am a FPGA eningger form Xi'an&amp;nbsp;Novastar Tech Co., Ltd.How to get a PCI bus IP core named pci_mt32 verilog DEMO about EP4CE15F17C8N or other FPGA device?&lt;/P&gt;</description>
    <pubDate>Mon, 01 Dec 2025 03:25:29 GMT</pubDate>
    <dc:creator>Yuheping</dc:creator>
    <dc:date>2025-12-01T03:25:29Z</dc:date>
    <item>
      <title>PCI bus IP core pci_mt32</title>
      <link>https://community.intel.com/t5/GPU-Compute-Software/PCI-bus-IP-core-pci-mt32/m-p/1728465#M2191</link>
      <description>&lt;P&gt;Hellow everyone.I am a FPGA eningger form Xi'an&amp;nbsp;Novastar Tech Co., Ltd.How to get a PCI bus IP core named pci_mt32 verilog DEMO about EP4CE15F17C8N or other FPGA device?&lt;/P&gt;</description>
      <pubDate>Mon, 01 Dec 2025 03:25:29 GMT</pubDate>
      <guid>https://community.intel.com/t5/GPU-Compute-Software/PCI-bus-IP-core-pci-mt32/m-p/1728465#M2191</guid>
      <dc:creator>Yuheping</dc:creator>
      <dc:date>2025-12-01T03:25:29Z</dc:date>
    </item>
  </channel>
</rss>

