<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Two questions on internal cache memory in GPU in Graphics</title>
    <link>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457578#M42333</link>
    <description>&lt;P&gt;/thread/114293 Jae.Lee, hope the information posted above helped you.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;If you need further assistance let us know.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Amy C.&lt;/P&gt;</description>
    <pubDate>Wed, 31 May 2017 16:25:40 GMT</pubDate>
    <dc:creator>idata</dc:creator>
    <dc:date>2017-05-31T16:25:40Z</dc:date>
    <item>
      <title>Two questions on internal cache memory in GPU</title>
      <link>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457575#M42330</link>
      <description>&lt;P&gt;Hi, I am wondering how the cache works inside the integrated GPU and&lt;/P&gt;&lt;P&gt;whether the integrated GPU provides the instruction to flush out&lt;/P&gt;&lt;P&gt;the cached data from the GPU to system memory (DRAM).&lt;/P&gt;&lt;P&gt;The case that I consider is when the GPU kernel shares the virtual address with CPU&lt;/P&gt;&lt;P&gt;by means of Shared Virtual Memory (SVM).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As far as I know, Intel Integrated GPU (Currently I use the Skylake i7 Processor) has&lt;/P&gt;&lt;P&gt;its internal cache memory to store the fetched data from the system memory (DRAM).&lt;/P&gt;&lt;P&gt;However, I cannot understand how the internal cache mechanism works&lt;/P&gt;&lt;P&gt;inside the Intel Integrated GPU. Also, I would like to know about the the size of the cache,&lt;/P&gt;&lt;P&gt;when the data is cached and evicted, and cache eviction policy in GPU.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also, as the Intel CPU provides the instruction "clflush" for flushing out the specific data&lt;/P&gt;&lt;P&gt;from the CPU cache, does the intel Integrated GPU provides the same purpose instruction&lt;/P&gt;&lt;P&gt;to flush out GPU internal cache memory?&lt;/P&gt;&lt;P&gt;After I briefly read the GPU programming reference guide, I found the instruction&lt;/P&gt;&lt;P&gt;called MI_FLUSH, but I am not sure how it works and&lt;/P&gt;&lt;P&gt;how can I make the GPU invoke this instruction neither.&lt;/P&gt;&lt;P&gt;It seems that I couldn't program the GPU kernel with asm keyword&lt;/P&gt;&lt;P&gt;which may mean no assembly support in GPU kernel compiler.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Jaehyuk&lt;/P&gt;</description>
      <pubDate>Wed, 10 May 2017 14:47:28 GMT</pubDate>
      <guid>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457575#M42330</guid>
      <dc:creator>JLee146</dc:creator>
      <dc:date>2017-05-10T14:47:28Z</dc:date>
    </item>
    <item>
      <title>Re: Two questions on internal cache memory in GPU</title>
      <link>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457576#M42331</link>
      <description>&lt;P&gt;Hello  Jae.Lee,&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;Thank you for joining the Graphics community.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;Please let me double check your inquiry, I will update thread as soon as possible.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Amy.&lt;/P&gt;</description>
      <pubDate>Thu, 11 May 2017 20:44:42 GMT</pubDate>
      <guid>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457576#M42331</guid>
      <dc:creator>idata</dc:creator>
      <dc:date>2017-05-11T20:44:42Z</dc:date>
    </item>
    <item>
      <title>Re: Two questions on internal cache memory in GPU</title>
      <link>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457577#M42332</link>
      <description>&lt;P&gt;Hi Jaehyuk,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You've asked some good, low-level questions, but hopefully I can help by redirecting you a bit... &lt;/P&gt;&lt;P&gt;If you're interested in writing an SVM application, I believe you'd want to use the OpenCL 2.0 API.&lt;/P&gt;&lt;P&gt;Since your Skylake supports OpenCL 2.0's Fine-Grained Buffer SVM, no explicit GPU cache flushing is necessary (i.e. all involved caches are coherent). Whereas if you want more explicit flushing control, you can instead use their Coarse-Grained Buffer SVM. &lt;/P&gt;&lt;P&gt;Hopefully this article can help you get up to speed on these concepts: &lt;A href="https://software.intel.com/en-us/articles/opencl-20-shared-virtual-memory-overview"&gt;https://software.intel.com/en-us/articles/opencl-20-shared-virtual-memory-overview&lt;/A&gt; OpenCL™ 2.0 Shared Virtual Memory Overview | Intel® Software &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards.&lt;/P&gt;&lt;P&gt;Ronald M.&lt;/P&gt;</description>
      <pubDate>Fri, 26 May 2017 14:38:50 GMT</pubDate>
      <guid>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457577#M42332</guid>
      <dc:creator>RonaldM_Intel</dc:creator>
      <dc:date>2017-05-26T14:38:50Z</dc:date>
    </item>
    <item>
      <title>Re: Two questions on internal cache memory in GPU</title>
      <link>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457578#M42333</link>
      <description>&lt;P&gt;/thread/114293 Jae.Lee, hope the information posted above helped you.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;If you need further assistance let us know.&lt;/P&gt;&lt;P&gt; &lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Amy C.&lt;/P&gt;</description>
      <pubDate>Wed, 31 May 2017 16:25:40 GMT</pubDate>
      <guid>https://community.intel.com/t5/Graphics/Two-questions-on-internal-cache-memory-in-GPU/m-p/457578#M42333</guid>
      <dc:creator>idata</dc:creator>
      <dc:date>2017-05-31T16:25:40Z</dc:date>
    </item>
  </channel>
</rss>

