<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: IPP FFT time increases are not linear in Intel® Integrated Performance Primitives</title>
    <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904944#M13307</link>
    <description>&lt;FONT size="2"&gt;&lt;FONT face="Arial"&gt;it's in the PDF named "Intel&lt;FONT&gt;&lt;FONT&gt; &lt;/FONT&gt;&lt;/FONT&gt;&lt;/FONT&gt;&lt;FONT face="Arial"&gt;Integrated Performance Primitives (IPP) - Performance Tips and Tricks", it's probably where other IPP PDFs are (I don't remember where I got it from but it can't be too hidden)&lt;/FONT&gt;&lt;/FONT&gt;&lt;FONT size="5"&gt;&lt;FONT size="5"&gt;
&lt;P&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;/FONT&gt;&lt;/FONT&gt;</description>
    <pubDate>Thu, 21 Aug 2008 06:23:32 GMT</pubDate>
    <dc:creator>gol</dc:creator>
    <dc:date>2008-08-21T06:23:32Z</dc:date>
    <item>
      <title>IPP FFT time increases are not linear</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904940#M13303</link>
      <description>I have an application that I'm running on a Linix platform using the IPP 5.3 FFT functions. My application runs 3 different FFT sizes, 512pt, 4096pt, and 32768pt all real to Complex (PERM format) out of place. Now the 2 smaller sizes work great and run fast enough in the time that I need, however, the large FFT well it's dog slow....&lt;BR /&gt;&lt;BR /&gt;Here's what I've measured:&lt;BR /&gt;&lt;BR /&gt;&lt;BLOCKQUOTE&gt;4096pt: .00031812s&lt;BR /&gt;8192pt: .00101566s (~3x slower than the 4k)&lt;BR /&gt;16384pt: .05787439 (~56x slower than the 8k, what happened here?)&lt;BR /&gt;32768pt: .09263355 (~91x slower than the 8k, what!?)&lt;BR /&gt;&lt;/BLOCKQUOTE&gt;&lt;BR /&gt;This is running the same code (not multi threaded, and fixed to a single processor) just changing the FFT size. I was expecting some sort of linear progression in time required but there is something else going on when my size increases past 8k. &lt;BR /&gt;&lt;BR /&gt;Any suggestion?&lt;BR /&gt;&lt;BR /&gt;</description>
      <pubDate>Wed, 13 Aug 2008 20:23:30 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904940#M13303</guid>
      <dc:creator>glewis</dc:creator>
      <dc:date>2008-08-13T20:23:30Z</dc:date>
    </item>
    <item>
      <title>Re: IPP FFT time increases are not linear</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904941#M13304</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Themore data your have the more frequent are cache misses, isn'it?&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt; Vladimir&lt;/P&gt;</description>
      <pubDate>Thu, 14 Aug 2008 19:28:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904941#M13304</guid>
      <dc:creator>Vladimir_Dudnik</dc:creator>
      <dc:date>2008-08-14T19:28:56Z</dc:date>
    </item>
    <item>
      <title>Re: IPP FFT time increases are not linear</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904942#M13305</link>
      <description>in the case you're testing on a P4, you should read about "64k aliasing on P4" in the IPP performance tips &amp;amp; tricks. It looks like a serious "feature" and I hope it's only on that old P4. I'd think that it would apply more to FFT stuff, in the case you alloc contiguous temp buffers, they're likely to be separated by 64k multiples.</description>
      <pubDate>Tue, 19 Aug 2008 16:30:56 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904942#M13305</guid>
      <dc:creator>gol</dc:creator>
      <dc:date>2008-08-19T16:30:56Z</dc:date>
    </item>
    <item>
      <title>Re: IPP FFT time increases are not linear</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904943#M13306</link>
      <description>&lt;P&gt;Sorry I didn't specify in my original posting but I'm running on a Intel Xeon Quad Core processor (Intel Core 2 QuadProcessor (type 0x22 returned by IppGetCpuType ()). More specifically it's a Intel Xeon Processor type E5405 2.0GHz.&lt;/P&gt;
&lt;P&gt;So I couldn't find the "64k aliasing on P4" note you suggested reading but it started me thinking that currently I'm running my RFFT (Real to Complex - Perm Format) out of place. So I tried coping my data to a temp buffer and running the RFFT in place with comperable results.&lt;/P&gt;
&lt;P&gt;If you can guide me to where I'll find the note "64k aliasing on P4" I'd appreciate it.&lt;/P&gt;</description>
      <pubDate>Wed, 20 Aug 2008 18:38:35 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904943#M13306</guid>
      <dc:creator>glewis</dc:creator>
      <dc:date>2008-08-20T18:38:35Z</dc:date>
    </item>
    <item>
      <title>Re: IPP FFT time increases are not linear</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904944#M13307</link>
      <description>&lt;FONT size="2"&gt;&lt;FONT face="Arial"&gt;it's in the PDF named "Intel&lt;FONT&gt;&lt;FONT&gt; &lt;/FONT&gt;&lt;/FONT&gt;&lt;/FONT&gt;&lt;FONT face="Arial"&gt;Integrated Performance Primitives (IPP) - Performance Tips and Tricks", it's probably where other IPP PDFs are (I don't remember where I got it from but it can't be too hidden)&lt;/FONT&gt;&lt;/FONT&gt;&lt;FONT size="5"&gt;&lt;FONT size="5"&gt;
&lt;P&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;/FONT&gt;&lt;/FONT&gt;</description>
      <pubDate>Thu, 21 Aug 2008 06:23:32 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904944#M13307</guid>
      <dc:creator>gol</dc:creator>
      <dc:date>2008-08-21T06:23:32Z</dc:date>
    </item>
    <item>
      <title>Re: IPP FFT time increases are not linear</title>
      <link>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904945#M13308</link>
      <description>&lt;DIV style="margin:0px;"&gt;&lt;DIV id="quote_reply" style="margin-top: 5px; width: 100%;"&gt;&lt;DIV style="margin-left:2px;margin-right:2px;"&gt;Quoting - &lt;A href="https://community.intel.com/en-us/profile/315753"&gt;glewis@islinc.com&lt;/A&gt;&lt;/DIV&gt;&lt;DIV style="background-color:#E5E5E5; padding:5px;border: 1px; border-style: inset;margin-left:2px;margin-right:2px;"&gt;&lt;EM&gt;&lt;P&gt;Sorry I didn't specify in my original posting but I'm running on a Intel Xeon Quad Core processor (Intel Core 2 QuadProcessor (type 0x22 returned by IppGetCpuType ()). More specifically it's a Intel Xeon Processor type E5405 2.0GHz.&lt;/P&gt;&lt;P&gt;So I couldn't find the "64k aliasing on P4" note you suggested reading but it started me thinking that currently I'm running my RFFT (Real to Complex - Perm Format) out of place. So I tried coping my data to a temp buffer and running the RFFT in place with comperable results.&lt;/P&gt;&lt;P&gt;If you can guide me to where I'll find the note "64k aliasing on P4" I'd appreciate it.&lt;/P&gt;&lt;/EM&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;P&gt;Ok let me add more datato see if I can get some answers to a real problem I'm having.&lt;/P&gt;&lt;P&gt;I am using a genuine E5405 Intel chip. if I use the IPP call "IppGetCpuType" that works as expected. However, when I use the call "IppGetMaxChacheSizeB" it tells me that it cannot determine the cache size. I believe that this is causing my problem with FFT processing. When I use a larger FFT size (32k Real to Complex) it takes signifigantly longer thanit should and I believe that it's because the data is being swapped in and out of cache ("64k aliasing on P4").&lt;/P&gt;&lt;P&gt;So my big question is why can't the IPP library determine the cache size and is there some way to manually set the cache size (since I know what it is) for the library so the data is not swapped?&lt;/P&gt;</description>
      <pubDate>Mon, 29 Sep 2008 19:14:53 GMT</pubDate>
      <guid>https://community.intel.com/t5/Intel-Integrated-Performance/IPP-FFT-time-increases-are-not-linear/m-p/904945#M13308</guid>
      <dc:creator>glewis</dc:creator>
      <dc:date>2008-09-29T19:14:53Z</dc:date>
    </item>
  </channel>
</rss>

